Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1: QuickSim functional simulation of a Mentor schematic with instantiated EDIF (without XNF)


Record #3046

Product Family:  Software

Product Line:  Mentor

Problem Title:
M1: QuickSim functional simulation of a Mentor schematic with
instantiated EDIF (without XNF)



Problem Description:
Keywords: PLD_EDIF2SIM, EDDM, simulation model, Mentor Graphics, QuickSim, cross
-probing

Urgency: Hot

General Description:

How do I create a QuickSim simulation model for a Mentor schematic that
contains instantiated EDIF modules and no instantiated XNF modules?

(NOTE: This flow will NOT work if your design contains instantiated XNF
modules.  For designs that contain instantiated XNF modules, please see
Xilinx Solution 2899.)


Solution 1:

Having instantiated your EDIF modules with the proper FILE properties (set
to <file>.edif), run the following command:

   pld_edif2sim micropro.edif micropro xc4000ex -o -eddm

In this example, an EDIF module MICROPRO with FILE=micropro.edif has been
instantiated into an XC4000EX schematic design called "top_design".  Be
sure to substitute the name of your EDIF file for "micropro.edif", the name
of your Mentor component object for "micropro", and the name of your target
technology for "xc4000ex".  Note also the "-o" option, which indicates that
this EDIF file came from a generic source.  In particular, if this EDIF
file was generated by Synopsys (in which case it would likely have a .sedif
extension), use the "-s" option instead.

PLD_EDIF2SIM generates a simulation EDDM netlist within the component
object directory (in this case, "micropro") and registers the EDDM model to
the component interface.  This allows QuickSim to pull in the EDDM netlist
into the simulator during functional simulation:

   pld_quicksim top_design

The FILE property on the MICROPRO module symbol prevents this EDDM netlist
from being used during implementation.	(The EDDM is a simulation-only
netlist expressed in simprims.)  Instead, the original micropro.edif file
is merged into the design as intended during implementation.



End of Record #3046

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents