Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1.3 Translate: OPTX error:x4kdr: 7 ---netcheck: Macros instantiated inABEL.


Record #3064

Product Family:  Software

Product Line:  Merged Core

Problem Title:
M1.3 Translate: OPTX error:x4kdr: 7 ---netcheck:  Macros instantiated
inABEL.



Problem Description:
Keyword: M1.3, ABEL, OPTX, x4kdr.

Urgency: Hot

The design can not pass the translate stage due to the OPTX error. The error mes
sage is as follow: ERROR: x4kdr: 7 - Netcheck: More than one active source pin w
as found for signal <signal_name>. Please check to ensure that all signals only
have one driver...


Solution 1:

Workaround:
This problem may happen if you are using foundation F1.3 and have ABEL macros in
stantiated in the schematic. The solution to that is resumed in the following st
eps: Under Design click on IMPLEMENT--->Click on OPTION--->Click on EDIT TEMPLAT
E--->Under OPTIMIZATION select SPEED or AREA, then click on OK and reimplement.

If the instantiated macros were written in VHDL, please look at solution record
2993.



End of Record #3064

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents