Answers Database
M1: Workview Office EDIFNETI 7.4: viewbase error 413: Pin not on symbol error
Record #3081
Product Family: Software
Product Line: ViewLogic
Problem Title:
M1: Workview Office EDIFNETI 7.4: viewbase error 413: Pin not on symbol
error
Problem Description:
Keywords: EDIFNETI, viewbase, 413, pin, XBA, Xilinx Functional Simulation GUI
Urgency: Hot
General Description:
EDIFNETI is the Viewlogic program that will read an EDIF netlist back into
the Viewlogic realm as part of the simulation flow. A change was made with
the 7.4 version of this tool, and the following error may been seen as a
result:
viewbase: Error 413: Error - Schematic Pin Z on XBA1.1 is not on its symbol
...
This message repeats for each Pin mismatch it finds.
This error occurs due to an increased level of error checking within EDIFNETI.
Solution 1:
Another way to avoid this error is to eliminate the hierarchy, thereby
eliminating the hierarchy connectivity checking. This is done by flattening
the EDIF netlist at NGD2EDIF by selecting the -n option. The command line
used in the Xilinx Functional Simulation GUI (see (Xilinx Solution 1985))
would look like:
NGD2EDIF -n -w -v viewlog <design>.ngd func_sim.edn
The syntax for the timing simulation flow would be similar:
NGD2EDIF -n -w -v viewlog <design>.nga time_sim.edn
The downside to this workaround is that these commands will have to be run at
a command prompt, as neither the Functional Simulation GUI nor the Flow Engine
have the capability of setting this option.
For the functional simulation, you can run the Functional Simulation GUI, and
then run NGD2EDIF and EDIFNETI in the project root directory.
For the timing simulation, the <design>.nga file can be found in the
"revision" subdirectory, created by the Flow Engine. Make sure the
time_sim.edn is placed in the root project directory before EDIFNETI is run.
Solution 2:
Viewlogic has built a patch to return to the original functionality.
This patch is located at:
ftp://ftp.viewlogic.com/pub/support/pc/Workview_Office/update/edfupdt1.exe
Viewlogic's readme for this patch is located at:
ftp://ftp.viewlogic.com/pub/support/pc/Workview_Office/update/edifneti.html
One other caveat about reading hierarchical EDIF into Viewlogic: do not name
any port on a symbol the same as the symbol itself. To avoid any conflict,
EDIFNETI changes the name of that port, potentially causing problems with
annotation to the original schematic.
End of Record #3081
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |