Answers Database
Boundary Scan/JTAG: How to co-relate the states in the XC9500 SVF files to TAP controller states?
Record #3177
Product Family: Hardware
Product Line: 9500
Problem Title:
Boundary Scan/JTAG: How to co-relate the states in the XC9500 SVF files
to TAP controller states?
Problem Description:
Keywords: tap, svf, xc9500, 9k, 9500, controller, states
Urgency: standard
General Description:
The XC9500 SVF files seem to be using different names as compared
with the TAP controller FSM. How to co-relate those?
Solution 1:
The following is a list of SVF state names used for each IEEE
1149.1 TAP state name.
IEEE 1149.1 TAP state name SVF TAP state name
---------------------------------------------------
Test-Logic-Reset RESET
Run-Test/Idle IDLE
Select-DR-Scan DRSELECT
Capture-DR DRCAPTURE
Shift-DR DRSHIFT
Exit1-DR DREXIT1
Pause-DR DRPAUSE
Exit2-DR DREXIT2
Update-DR DRUPDATE
Select-IR-Scan IRSELECT
Capture-IR IRCAPTURE
Shift-IR IRSHIFT
Exit1-IR IREXIT1
Pause-IR IRPAUSE
Exit2-IR IREXIT2
Update-IR IRUPDATE
End of Record #3177
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |