Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Foundation F1.3/F1.4 State Editor: Logical Error 1002: Source line length exceeds 150 character


Record #3228

Product Family:  Software

Product Line:  Aldec

Problem Title:
Foundation F1.3/F1.4 State Editor: Logical Error 1002: Source line
length exceeds 150 character



Problem Description:
Keywords: Foundation, State editor, line length, abel

Urgency: Standard

General Description:

For a State Machine with many states, generating a
symbolic state machine in ABEL may generate the following
error:

Logical Error 1002: Source line length exceeds 150 characters.


Solution 1:

The State Editor creates ABEL code for the design.

In the ABEL code, the STATE_REGISTER is declared, followed by
all of the states in the state machine, listed on one
line. If there are a large number of states this line will be
long.

There is no checking done during the HDL code generation that
ensures all the lines produced are of a suitable length for the
ABEL tools.  Therefore, it is possible that HDL code is generated
which violates the line-length limit set by the Abel compiler.

The problem manifests itself by the user drawing the state
machine, selecting synthesize, and then the process fails
with the above error. The following describes the possible
workarounds:

Solution 1:

In the State Editor don't fully synthesize the design, instead
just select Synthesis->HDL Code Generation. When prompted to view
code select yes. Select the HDL Editor and uncheck Read Only under
the Edit menu. Goto the line that causes the problem and
shorten it. An easy method for this is if the state names end
in a number. For example:

ER1, ER2, ER3, ER4, ER5, ER6, START STATE;

Becomes:

ER1..ER6, START STATE;

Save the edited file and then synthesize from the HDL editor.



Solution 2:

Solution 2:

As in Solution 1 use the State Editor for HDL code generation
and then hand modify the code in the HDL editor. This time
split the long STATE line in to several smaller ones. For
example:

ER1, ER2, ER3, ER4, ER5, ER6, START STATE;

Becomes:

ER1, ER2, ER3, ER4 STATE;
ER5, ER6, START STATE;

Save the new HDL code and then use the HDL Editor to perform
the synthesis.



Solution 3:

Solution 3:

Change the method of state encoding from symbolic to binary.
This is done by selecting FSM->Machines->"Machine Name" , where
machine name is the state machine you wish to change the
encoding style of. This opens the Machine Properties dialog box
On the General tab select the Encoded radio button under
encoding. In the list box change the style to Binary. Select
OK. Then use Synthesis->Synthesize as normal to create the
state machine.



End of Record #3228

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents