Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1.4 PAR - Mode pins and TDO do not show up in pad report for FPGAs


Record #3342

Product Family:  Software

Product Line:  FPGA Implementation

Problem Title:
M1.4  PAR - Mode pins and TDO do not show up in pad report for FPGAs


Problem Description:
Keywords: mode pin, TDO, BSCAN, JTAG, M0, M1, M2, pad report,
4000E/EX/XL

Urgency: Standard

General Description:
When using the mode pins (MD0, MD1, MD2) and/or TDO in a design
as an I/O, the pin numbers do not show up in the pad report.


Solution 1:

To insure that the signal is mapped to the correct pin, use the
library symbols MD0, MD1, MD2 and TDO.	The pin number will not
show up in the pad report, but the signal will be mapped to the
specified pin.	To verify this, EPIC can be opened and used to
view the signal to make sure it goes to the correct pin.

In M1.5, the .pad report will list Mode pins.



End of Record #3342

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents