Answers Database
M1.4, NT, PAR, INTERNAL_ERROR:baspl:basplbscore.c:553:1.17
Record #3391
Problem Title:
M1.4, NT, PAR, INTERNAL_ERROR:baspl:basplbscore.c:553:1.17
Problem Description:
Keywords: M1.4, NT, Par, Internal Error, baspl
Urgency: Standard
General Description:
After running the design into M1.4, during PAR, the tools generate the following
Warnings, then Errors:
WARNING:baspl:289 - Unable to find group. STARTUP component "U_STARTUP" not pla
ced.
WARNING:baspl:289 - Unable to find group. BUFGLS component "C18577" not placed.
WARNING:baspl:289 - Unable to find group. BUFGLS component "C18578" not
placed.
WARNING:baspl:289 - Unable to find group. BUFGLS component "C18579" not
placed.
WARNING:baspl:289 - Unable to find group. BUFGLS component "C18580" not
placed.
Finished initial Placement phase. REAL time: 3 mins 4 secs
Dumping design to file "top.ncd".
Starting the placer. REAL time: 3 mins 7 secs
INTERNAL_ERROR:baspl:basplbscore.c:553:1.17 - attempting to provisionally place
multiplecomps in the same site.
INTERNAL_ERROR:baspl:basplbscore.c:553:1.17 - attempting to provisionally place
multiplecomps in the same site.
A Dr Watson error may also be generated:
par.exe
Exception: access violation (0xc0000005) at address: (0x039d95e7)
The problem is that if the placer doesn't succeed initially it may allow an ill
egal placement to happen. In the initial
placement, you may find that an IO has been placed in a
prohibited site. This behavior can lead to this error.
Solution 1:
To resolve this problem, try the following:
1. Increase the Effort Level.
Do this via the Implement - Options - Edit Implementation Template -
Place & Route Tab - Move effort level slider toward Best Results.
2. Allow the tools to run multiple iterations using different cost tables.
Do this via the process of Multi Pass Place and Route.
a. Select a Version in the Design Manager.
b. Select Design - FPGA Multi Pass Place and Route
c. Change the Initial Placement Seed value (to any number 2 - 100).
d. Change the Place & Route Passes to Execute (can leave at 1). Each
Pass uses a different Seed. It's recommended that you try several Seeds
(2 or more passes). Be sure to set the Initial Seed value appropriately
(less than 100 if using more than 1 pass).
e. You can save all, some or one of the best results by changing the
Save N Best Passes value.
f. Select Run.
Note: You can change the Effort Level while in the Multi Pass Place
and Route window by selecting the Options button
in the Multi Pass Place and Route window. This places you in the
Options window as in Part 1 above.
Solution 2:
The user can lock one IOB into an (or one of the) available
clkio sites.
(PCF FORMAT)
COMP "Tp_McroSlot<0>" LOCATE = SITE "BB4" LEVEL 1;
It may be necessary to run at a higher effort level, if less than 2 is being use
d. Please see resolution 1 for modifying the effort level.
It has been verified that M1.3 does not generate this error.
End of Record #3391
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |