Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


A1.4/F1.4: Some figures in the 1.4 Hardware User Guide are incorrect


Record #3403

Product Family:  Documentation

Product Line:  FPGA Core

Problem Title:
A1.4/F1.4: Some figures in the 1.4 Hardware User Guide are incorrect


Problem Description:
Keywords: Hardware, user, guide, jtag, fpga, flying, leads,
parallel, xchecker, cable, demo, board, xc4000, xc3000, jtag

Urgency: Standard

General Description:

Figures 1-4, 2-1, 3-1, 3-3, 3-4, 3-5, 3-7, 3-8 and 3-9 in the
A1.4/F1.4 Hardware User Guide are incorrect.


Solution 1:

The corrected figures are now available in the GIF format.

Figure 1-4:
FPGA Demonstration Board Component Layout
FPGA Demonstration Board Component Layout
Figure 2-1:
ISP Demo Board
ISP Demo Board
Figure 3-1:
Xchecker Cable and Flying Leads
Xchecker Cable and Flying Leads
Figure 3-3:
Xchecker Connections to XC4000 Device
Xchecker Connections to XC4000 Device
Figure 3-4:
Xchecker Connections to XC3000 Device
Xchecker Connections to XC3000 Device
Figure 3-5:
Parallel Cable III & FPGA Flying Leads
Parallel Cable III & FPGA Flying Leads
Figure 3-7:
Parallel Cable III Connection to a JTAG Chain of Devices
Parallel Cable III Connection to a JTAG Chain of Devices
Figure 3-8:
Parallel Cable III Connections to XC4000 Device
Parallel Cable III Connections to XC4000 Device
Figure 3-9:
Parallel Cable III Connections to XC3000 Device
Parallel Cable III Connections to XC3000 Device
End of Record #3403

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents