Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1.4 MAP/PAR: BUFG is not routed properly for 3164Apc84 package.


Record #3431

Problem Title:
M1.4 MAP/PAR: BUFG is not routed properly for 3164Apc84 package.


Problem Description:
Keywords: 3100, 3k, bufg, gclk, aclk, buf, buffer

Urgency: Hot

Geneal Description:
A clock signal is locked to pin13 and connected to a bufg.
Pin 14 is also locked as an output. Signal going to P14 is
a clock signal coming out of another bufg.

P13 is not using the dedicated bufg, instead P14 is always
using it.  P13 will assignment will either be ignored
and replaced by P57, or P13 will be used but ACLK (dedicated to
P57) is used.


Solution 1:

Filing CR 103173 assigned to be fix in x1_5.
The workaround is to use ACLK or GCLK explicitly.



End of Record #3431

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents