Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Viewlogic: Inverted signals (with tilde, ~) can be used with M1


Record #3512

Product Family:  Software

Product Line:  ViewLogic

Problem Title:
Viewlogic: Inverted signals (with tilde, ~) can be used with M1


Problem Description:
Keywords: Viewlogic, ViewDraw, inverted, signal, ~, EDIF, UCF

Urgency: Standard

General Description:
Viewlogic schematic designs support the use of inverted signal names.  This
appears on the schematic as an overbar on the net name, but does not actual
change the polarity of the signal.  This overbar is written into the WIR and
SCH files as a tilde (~) preceeding the signal name.

When this design is written to EDIF, the inverted signal is renamed to an
internal name.	The net will still be referred to in report files from M1 as
~NAME, just as it is in the Viewlogic WIR and SCH files.

However, this inverted signal name cannot be referenced in the same manner as
other signals in a UCF file.


Solution 1:

In order to reference an inverted signal in the UCF file, the net name must use
the tilde and be place in double quotes, as shown here:

 NET "~OUT2" LOC=P8;



End of Record #3512

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents