Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1.4 TRACE: Do NOT activate CMOS level timing for XL family


Record #3517

Product Family:  Software

Product Line:  Merged Core

Problem Title:
M1.4 TRACE: Do NOT activate CMOS level timing for XL family


Problem Description:
Keywords: TTL, CMOS

Urgency: Hot


 The speed files for the XC4000XL family do not have data
for CMOS level outputs. If you activate this and run timing
on the design, the output delay values will be incorrect.


Solution 1:

  The XL family does not support CMOS level outputs, so
this option should not be activated in any case.



End of Record #3517

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents