Answers Database
9500:CPLDs can not source logic with a global buffer
Record #3567
Product Family: Hardware
Product Line: 9500
Problem Title:
9500:CPLDs can not source logic with a global buffer
Problem Description:
Keywords: cpld, 9500, global, buffer, bufg
Urgency: standard
General Description: Internal logic (anything other than a clock pin) can not b
e driven with a global buffer.
Solution 1:
If you try to use a global buffer to drive logic it will use a regular IBUF inst
ead.
If you try to have a global buffer drive a CLK pin and also drive logic, it will
use a BUFG for the CLK net and an IBUF for the logic. (this will not use anoth
er pad)
GLOBAL CLOCK BUFFERS CAN ONLY DRIVE CLOCK PINS OF FLIP FLIPS IN 9500
End of Record #3567
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |