Answers Database

V1.5, V1.4 COREGEN: How do I get my COREGen module implementation to match the performance / speed specified in the COREGen spec sheet?


Record #3639

Product Family:  Software

Product Line:  Coregen

Problem Title:
V1.5, V1.4 COREGEN: How do I get my COREGen module implementation to
match the performance / speed specified in the COREGen spec sheet?



Problem Description:
Keywords: performance, coregen, speed, spec sheet

Urgency: standard

General Description:
How do I get my COREGen module implementation to match the
performance specified in the COREGen spec sheet?


Solution 1:

Performance information is not available for all COREGen
modules currently .

As for the modules that include this information,
users may find that the performance of the modules, when
processed through the Xilinx (M1)
Implementation Tools with default settings, does not match
that specified in the spec sheet for the module.

The reason for this is that the M1 map, place and route tools
emphasize design routability and minimizing processing time.
They do not aim for maximum performance by default due to the
negative impact this would have on processing time.  The
default behavior is to try to get maximum routability.

To achieve maximum performance, you must apply TIMESPEC
constraints (timing specifications) on the modules that
specify the desired performance.

Please see (Xilinx Solution #1069) for basic information on
using TIMESPECs, and refer to the section on "Using
Timing Constraints" in the Xilinx Reference Guide for a
more comprehensive coverage of the subject.



End of Record #3639