Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1.4 CPLD - Fitter report & timing simulation (F1.4) gives incorrect equations.


Record #3803

Product Family:  Software

Product Line:  CPLD Implementation

Problem Title:
M1.4 CPLD - Fitter report & timing simulation (F1.4) gives incorrect
equations.



Problem Description:
1. Customer design is a top-level ABEL file for F1.4 (XC9572-7PC84). Timing simu
lation & fitter report give wrong results. Functional simualtion works correctly
. In the ABEL code, the equation & signals of concern is "ACK=ACKWR # (NB_RD_ACK
)(RDCEN)"
In the fitter report under the equations section, ACK has a completely different
 equation.
2. In the ABEL code, ACKN=!ACK (sounds simple enough). But in the fitter report,
 ACKN=ACKN_BUFR


Solution 1:

This problem is fixed in the latest M1.4 CPLD Tools Update
available on the Xilinx Download Area:

ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/cpld_sol9_m14.tar.Z
ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/cpld_sun9_m14.tar.Z
ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/cpld_hp9_m14.tar.Z
ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/cpld_nt9_m14.zip

These update files also include the changes from previous cpld updates.

All zip files are created using WinZip. To obtain this utility,
access WinZip's web site at http://www.winzip.comInternet Link



End of Record #3803

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents