Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


How to simulate Exemplar written VHDL in MTI or QuickHDL. Post synthesispre NGDBuild


Record #4089

Problem Title:
How to simulate Exemplar written VHDL in MTI or QuickHDL. Post
synthesispre NGDBuild



Problem Description:
Keywords: Exemplar, VHDL, simulation, MTI, QuickHDL, Vital, library,
	  Gate Level

Urgency: Standard

General Description:

After synthesis I wrote out a VHDL netlist from Exemplar. How can I do
a Post synthesis Pre-NGDBuild simulation using MTI ModelSim EE or
QuickHDL? The VHDL file written out is using an Exemplar library?


Solution 1:

To do a Simulation in MTI ModelSim EE or QuickHDL using a VHDL netlist
written from Exemplar, the Vital '95 libraries must be gotten from the
Exemplar ftp site. The VHDL netlist written from Exemplar will use
Exemplar specific libraries. A minimum of three files will have to be
downloaded from the following address:

ftp://ftp.exemplar.com/pub/release/vital/vital_95Internet Link/


1. Download the following files:

   1. install.txt - explains how to compile the VHDL packages into the
		    proper libraries for simulation. Also explains the
		    flow to follow from compiling libs, to compiling
		    the VHDL code, to starting up the simulation.

   2. vital_prims.vhd - This file will have to be compiled and contains
			the primitives needed for lGen created VITAL
			libraries.

   3. The corresponding libraries for the technology being targeted.

      For the PC:
      ----------
      xi3.vit.zip
      xi4.vit.zip
      xi4e.vit.zip
      xi5.vit.zip

      For UNIX:
      ---------
      xi3.vit.gz
      xi4.vit.gz
      xi4e.vit.gz
      xi5.vit.gz



End of Record #4089

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents