VeriBest
VeriBest, Inc. offers design solutions for high-performance, complex circuitry
for ASICs, FPGAs, and systems design. VeriBest's tools on Windows NT allow
the designer to "Do More" and "Spend less".
Available products include seamless mixed-level design capture, state
diagram and flowchart design capture and debugging, automatic HDL generation
(VHDL and Verilog), Highest QOR FPGA synthesis, high-performance simulation,
and waveform viewing using VeriBest's VHDL and Verilog simulation environments,
both of which offer board level simulation via Synopsys' LMG model support,
unique on Windows NT. Xilinx "M1 compliant" design kits are available in
both VHDL and Verilog HDL for the major Xilinx families.
Product Highlights
-
Pre- and post-layout performance simulation including pre-layout LPM and
LogiBLOX
-
Mixed-level design capture and automatic HDL generation
-
FPGA Synthesis based on the Synopsys FPGA Express engine i.e. the Xilinx
synthesis engine of choice. Seamless design flow management including fully
integrated Xilinx implementation software based on its new M1 technology.
-
Full integration with VeriBest PCB which allows fully automatic updating
of any FPGA pin and package related design changes directly onto the PCB
layout (including PCB auto re-routing).
Xilinx-Specific Highlights
-
Supports XC3000, all XC4000 variants, XC5000 FPGAs and XC9500 CPLDs,
-
LPM (Library of Parameterized Modules) and LogiBLOX synthesis into Xilinx
M1 implementation technology.
-
Package-level support for the most popular Xilinx device packages.
|