MicroSim Corporation
20 Fairbanks
Irvine, CA 92618
Tel: 1-714-770-3022
Fax: 1-714-455-0554
sales@microsim.com
http://www.microsim.com
MicroSim DesignLab is a single-system solution with which you can design
circuits with mixed analog, discrete digital, PLDs, and Xilinx FPGAs. With
MicroSim DesignLab you can enter your schematic, simulate your design,
view all the simulation results within a single window and lay out your
printed circuit board- going back and forth between design stages, improving
your design from start to finish.
Product Highlights
- Mixed analog, discrete digital and Xilinx FPGA simulation using MicroSim
PSpice A/D
- 40,000 schematic symbols and over 10,000 simulation models
- Easy to use hierarchical schematic capture, allows top-down or bottom-up
design
- Includes MicroSim PLSyn for schematic and language-based PLD design
- Powerful error traceback to assist in locating circuit errors
- Interactive graphical stimulus editor
- Includes MicroSim PCBoards with 6 layer CCT SPECCTRA Autorouter
- Runs under Windows 95 and Windows NT
Xilinx-Specific Highlights
- Includes Xilinx Universal Library and model support for Xilinx XC2000,
XC3000, XC4000 and XC5200 architectures, including hierarchical macro symbols
- Support for XBLOX and MEMGEN
- Fast XNF netlisting
- Automatic library setup, allows instant family changes
- Includes PCB symbols and footprints for all supported families
Design Flow
- Design entry in MicroSim Schematics. To create a top-level FPGA
design, simply designate the schematic as an FPGA and select the family.
To create an FPGA within a mixed analog/digital system, simply place a
hierarchical block at the system level, push into the block, and select
the family. The appropriate libraries are automatically configured.
- Functional simulation. Simulate your system or just the FPGA
to identifying logic design errors prior to the place and route of the
design. In a mixed-signal design, the FPGA is simulated along with other
discrete analog and/or digital components.
- Place and route. Run XACTstep directly from MicroSim Schematics.
XNF netlists are automatically created and updated as needed.
- Timing simulation. Select Timing Simulation for the FPGA to
check its performance with the rest of the system. The simulation model
is automatically created.
- PCB Layout. Add a PCB symbol of the FPGA then layout the board
using MicroSim PCBoards..
|
