Return to the Special Programs Page
 homesearchagentssupportask xilinxmap


Visual HDL

Summit Design, Inc.
9305 SW Gemini Drive
Beaverton, OR 97008
Tel: 1-503-643-9281
Fax: 1-503-646-4954
http://www.summit-design.com
Internet Link
info@sd.com

Visual HDL is a high-level system design entry application for ASIC and FPGA design. With Visual HDL, designers can capture their design using easy-to-use and intuitive graphical editors (block diagrams, state machines, flowcharts, algorithmic state machines and truth tables), as well as VHDL's or Verilog text. Then the designer can use Visual HDL's simulation analysis environment to rapidly verify functionality and, if necessary, quickly perform design iterations. Once the designer has verified that the functionality is correct, Visual HDL automatically generates synthesizable VHDL or Verilog code targeted to specific synthesis tools, or EDIF for FPGA design environments.

Product Highlights

  • Offers multiple entry methods: Block diagrams, finite state machines, algorithmic state machines, flowcharts, truth tables, and VHDL or Verilog code.
  • Supports many synthesis vendors: Synopsys, Mentor Graphics, Cadence, Viewlogic, IBM, Compass, and Exemplar
  • Supports multiple platforms: Sun (SunOS and Solaris), HP (HP-UX), IBM (AIX) and PC (Windows 3.1, Win95 and Windows/NT)
  • Supports VHDL simulation with Visual HDL, MTI V-System, and Cadence Leapfrog

Xilinx-Specific Highlights

  • X-BLOX model support in Block Diagram
  • EDIF 2.0.0 output for direct input into the Xilinx environment

Design Flow

Visual HDL is used to graphically capture the structure and functionality of the FPGA design. The designer can then use the VHDL simulator built into Visual HDL or use MTT's V-System or Cadence's Leapfrog to verify the functionality of the design. After the design functionality is met, the user can automatically generate VHDL or Verilog code targeted to any one of Visual's supported synthesis vendors, or they can output the design in EDIF if the user wishes to go directly into the Xilinx environment.

Europe
Summit Design, Inc.
1 Boulevard de I'Oise
95030 Cergy-Pontoise Cedex, France
Tel: (+33) 1 34 22 30 05
Fax: (+33) 1 34 25 97 50

Far East
Summit Design, Inc.
Four Seasons Building
2-4-3-3F Shinjuku, Shinjuku-ku
Tokyo 160, Japan
Tel: (+81) 3-5360-3970
Fax: (+81) 3-5360-3972


© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents