

## HardWire<sup>™</sup> Array Initial Design Submittal Form

Company Name	Date
Customer Name	E-mail
Address	City State/Province
Country Zip Te	el ( ) Fax ( )
Customer Internal Part Number	
FPGA File Name and Revision Date (Line 1 of .LCA file) _	
Xilinx HardWire Array Device # (see cross reference table in HardWire Data Book for correct p	
End Application For Device	Wax Glock Frequency
(information will be used for import/export purposes only)  Special Processing Requirements ☐ Yes ☐ No	Customer Specification #
(Tape and Reel, Special Packaging, etc.)	Number of cockets using this design
Annual Production Volume (estimate) Number of sockets using this design	
FPGA Design File NameXRP ("DRC – informational") File Name  Design Root Schematic/HDL Root Name  Timing Diagram of System I/Os  Design Block Diagram	
	□ X-BLOX □ XABEL □ Synthesis type □ VHDL □ Verilog □ Other
Simulation:	
	Package Temperature Grade
☐ Peripherial Synchronous ☐ Master Serial ☐ Peripherial Asynchronous ☐ Master Parallel ☐ Is Configuration Emulation Needed? ☐ Yes	☐ Slave Serial ☐ Express <sup>™</sup> Mode  ☐ Up ☐ Master Parallel Down ☐ No (INSTANT_ON ☐ Yes (NO_PROM)
Is IEEE1149.1 Boundary Scan Required?	
RAM Description (Name, Size, Cycle, Time, etc.)	
For Xilinx Use Only Applic	Marketing cation Engineer HPC Code

Rev. 1.0 (3/14/97) FRC0189 05