



# HardWire™ Array Initial Design Submittal Form

Company Name \_\_\_\_\_ Date \_\_\_\_\_

Customer Name \_\_\_\_\_ E-mail \_\_\_\_\_

Address \_\_\_\_\_ City \_\_\_\_\_ State/Province \_\_\_\_\_

Country \_\_\_\_\_ Zip \_\_\_\_\_ Tel ( ) \_\_\_\_\_ Fax ( ) \_\_\_\_\_

Customer Internal Part Number \_\_\_\_\_

FPGA File Name and Revision Date (Line 1 of .LCA file) \_\_\_\_\_

Xilinx HardWire Array Device # \_\_\_\_\_ Temp. Grade (Check One) ☐ C ☐ I  
(see cross reference table in HardWire Data Book for correct part number)  
☐ 5 V ☐ 3.3 V (Check One) Package \_\_\_\_\_

End Application For Device \_\_\_\_\_ Max Clock Frequency \_\_\_\_\_

Actual Function Performed In System \_\_\_\_\_  
(information will be used for import/export purposes only)

Special Processing Requirements ☐ Yes ☐ No Customer Specification # \_\_\_\_\_  
(Tape and Reel, Special Packaging, etc.)

Annual Production Volume (estimate) \_\_\_\_\_ Number of sockets using this design \_\_\_\_\_

## Design Information Submitted to Xilinx:

FPGA Design File Name \_\_\_\_\_ .XRP ("DRC – informational") File Name \_\_\_\_\_

Design Root Schematic/HDL Root Name \_\_\_\_\_

Timing Diagram of System I/Os \_\_\_\_\_

Design Block Diagram \_\_\_\_\_

## Development Methodology Used:

Design entry method used (Check all that apply):

☐ Schematic (type) \_\_\_\_\_ ☐ X-BLOX ☐ XABEL ☐ Synthesis type  
☐ VHDL ☐ Verilog ☐ Other

Simulation: ☐ Not done ☐ Done with \_\_\_\_\_

FPGA Device \_\_\_\_\_ Speed Grade \_\_\_\_\_ Package \_\_\_\_\_ Temperature Grade \_\_\_\_\_

Check all that apply:

☐ Peripheral Synchronous ☐ Master Serial ☐ Slave Serial ☐ Express™ Mode  
☐ Peripheral Asynchronous ☐ Master Parallel Up ☐ Master Parallel Down

Is Configuration Emulation Needed? ☐ Yes ☐ No (INSTANT\_ON) ☐ Yes (NO\_PROM)

Is IEEE1149.1 Boundary Scan Required? ☐ Always ☐ Only prior to configuration ☐ Never

RAM Description (Name, Size, Cycle, Time, etc.) \_\_\_\_\_

## For Xilinx Use Only

Marketing \_\_\_\_\_  
Application Engineer \_\_\_\_\_  
HPC Code \_\_\_\_\_