

XC3300A/L HardWire™ Array Design Verification Form

Company Name		Date
Customer Name	E-mail	
Address	City	State/Province
Country Zip Tel (· ·	
Customer Internal Part Number		
FPGA File Name and Revision Date		
Xilinx HardWire Array Device # (see cross reference table in HardWire Data Book for correct part 5 V 3.3 V (Check One)	number)	np. Grade (Check One)
HardWire Array Options:		
Input Voltage Levels TTL	CMOS	(for low voltage)
Power On Reset Time Interval 64 μs	16 ms	"Instant On"
Internal Reset Release Before I/O's	After I/O's	(forced to "After I/Os with "Instant On")
D/P Pull-up Resistor Yes	No	
Oscillator Inactive	Active	Active/2
Master Mode Selectable (Controlled by M0)	Unsel	ectable (Forced On)
Boundary Scan: ☐ Not Used ☐ Always Active	☐ Active When M1	is High ☐ Active When M1 is Low
If Boundary Scan enabled: Pin assignment for	or TCK:	Pin assignment for TDO:
Pin assignment	for TDI:	Pin assignment for TMS:
Special Processing Options:		
	Customer Specification	on #
(Tape and Reel, Special Packaging, etc.)		
☐ Custom Marking Form Attached ☐ Standard Xilinx Marking Form Attached ☐ Standard Xil	·	
Customer Part Marking for Device Package (Optional - 11 Ch	aracters max.) []	
HardWire Terms and Conditions:		
Please put a check mark against the following items as ap	•	_
The application circuit board must have a provision for configu- can be left unpopulated when conversion to the HardWire dev reduction path for existing fully debugged programmable designation.	ice is made. The HardV	
$\hfill \square$ I certify that the above listed Design File and the revision date	is the correct design.	
I have reviewed the attached Xilinx HardWire Review Report (determined that none of the issues raised will be a problem in		entially hazardous nets) and have
☐ I authorize Xilinx to start the HardWire fabrication process.	and dystonii	
Customer Name	Signature	Date
For Viling Hoo Only		
For Xilinx Use Only Xilinx HardWire Design Center Manager:	Signature	Date
Xilinx Customer Service:	_	
NRE PO Number:		Date
Xilinx Product Engineering Manager:		Date
Xilinx Part Number (HPC Code):		
		Program Code