

# Synthesizable PCI Bridge Design Examples

May, 1998 Data Sheet



Xilinx Inc. 2100 Logic Drive San Jose, CA 95124

Phone: +1 408-559-7778 Fax: +1 408-377-3259

E-mail: Techsupport: hotline@xilinx.com

Feedback: logicore@xilinx.com

URL: http://www.xilinx.com

#### Introduction

This synthesizable PCI bridge designs are a set of example application bridges for use with the LogiCORE PCI32 Interfaces. They are delivered in Verilog and VHDL and have been fully tested with various devices. These examples demonstrate how to interface to the PCI core and provide a modular foundation upon which to base other designs. The reference designs can be easily modified to remove select portions of functionality. The facts table lists the set of features and specifics for each design.

# **General Description**

Part of or all of the design is available at no cost to all registered LogiCORE PCl32 Interface customers, who can download it from the LogiCORE PCl Lounge at

http://www.xilinx.com/products/logicore/
pci/pci\_sol.htm.

See the Ordering Information chapter for details.

These designs are general purpose data transfer engines to be used with the LogiCORE PCl32 Interfaces. Figure 1 presents a block diagram of the DE01 design. Typically, the user will customize the local interface to conform to a particular peripheral bus (ISA, VME, i960)or attach to a memory device. The design is modular so that unused portions may be removed. DE02 and DE03 are subsets of this design, and do not contain parts of the target functionality as indicated in the facts table.




Figure 3: Synthesizable PCI Bridge Block diagram

Features	DE01	DE02	DE03
Initiator Functions			
Separate read and write FIFOs (unidirectional)	<b>V</b>	<i>V</i>	V
Simple block data transfer engine (DMA)	<b>✓</b>	<i>V</i>	V
Programmable Burst sizes fixed by transfer counter	<b>V</b>	<i>V</i>	V
Auto data delivery (handles terminations)	V	V	V
Discard counter to prevent deadlock	<b>✓</b>	<i>V</i>	V
Initiator address counter	<b>✓</b>	<i>V</i>	V
Target Functions			
BAR 0 - Supports single data phase transfers	<b>✓</b>	<i>V</i>	V
BAR 0 - Region 1 demonstrates doorbells	<b>✓</b>		
BAR 0 - Region 2 demonstrates mailboxes	V		
BAR 0 - Region 3 demonstrates long latency accesses	V		
BAR 0 - Region 4 contains control registers for initiator	V	V	V
BAR 1 - Separate read and write FiFOs (unidirectional)	V		
BAR 1 - Delayed completion discard after time-out	V		
BAR 1 - Generates target abort on address wrap	V		
Target address counter	<b>V</b>	<b>✓</b>	V
Target functions independent of initiator	V	<b>✓</b>	V
Specifics			
Tested Device <sup>1</sup>	XC4062XLT-09 BG432	XC4013XLT-1HQ240 XC4028XLT-1HQ240	
Tested Platform <sup>2</sup>	FPGA Compiler, A1.4	FPGA Compiler & Express, A1.4, F1.4	Foundation Express F1.4
CLBs Used <sup>3</sup>	Up to 990	Up to 530	Up to 530
IOBs Used <sup>4</sup>	Up to 320	Up to 150	Up to 150
LogiCORE product	PCI32 4000, V2.0.1	PCI32 4000, V2.0.1	PCI32 Spartan

Notes

- 1. Listed are the devices that Xilinx used to verify the design. Other devices can be used, however, without guaranteed performance.
- Listed are the design tools that Xilinx used to verify the design. Other tools can be used. See the LogiCORE PCI data sheets for supported design tools.
- 3. The CLB count includes the full design and PCI interface. Actual count depends on the implemented feature set.
- 4. The IOB count includes the full design and PCI interface, assuming all signals are routed off chip. The actual count depends on the implemented feature set.

## **Functional Description**

This design example supports target functionality in two memory spaces. Initiator functionality is controlled by writing into registers. The local bus interface signals are distinct for each block in the design, allowing blocks to be added or removed. Data transfer is pipelined for high clock rate. The functional description listed here describes DE01; DE02 and DE03 will contain a subset of this functionality as listed in the facts table.

# **BAR0** Configuration

BAR0 is configured as a 4 kilobyte MEM space which maps to a number of registers. This space does not support multiple data phase transfers. All accesses to this space terminate with target disconnect with data.

This space is logically divided into four regions based on functionality. The four regions, and the functions of the registers, are discussed below.

## Region One: Doorbells (DE01 Only)

Register DBELL\_P1 is a PCI-to-local doorbell. A PCI agent may create an interrupt on the local side by setting any bit of the register. A PCI agent is permitted to read back the status of this register with no side-effects.

When the local side services the interrupt, it reads this register to determine the cause of the interrupt, then clears the interrupt by writing a one to that bit. The local side may read this register without side-effects.

Similarly, DBELL\_L1 is a local-to-PCI doorbell. To prevent spurious interrupts, an interrupt may not be cleared by the

agent that requested it. The recipient of the interrupt must clear the interrupt. To enforce this, doorbell register bits may not be cleared from the requesting side. Before doorbell interrupts may occur, the doorbell interrupt enable bits in the CONTROL register must be set.

#### Region Two: Mailboxes (DE01 Only)

Register MBOX\_P1 is a PCI-to-local mailbox. A PCI agent may deliver mail to an empty mailbox for a local agent to pick up. When a PCI agent writes to this register, the data is registered and a "full" flag is set. Subsequent writes to a full mailbox have no effect. The PCI agent may not read back delivered mail. Reads of the mailbox from the PCI bus side return the state of the full flag (replicated in all bits).

When the local side reads the mailbox, the "full" flag is cleared. Subsequent reads of an empty mailbox return the last valid data present in the mailbox.

Similarly, MBOX\_L1 is a local-to-PCI mailbox. The "full" flag may be monitored in two ways. Mailbox "full" flags are always observable in the CONTROL register, so both PCI agents and local agents may poll the CONTROL register to watch for new messages. Optionally, full mailboxes may create interrupts. Interrupts are created on the recipient's side, and are cleared by reading the mailbox. Before mailbox interrupts may occur, the mailbox interrupt enable bits in the CONTROL register must be set.

#### Region Three: Bounded Latency Accesses (DE01 Only)

The two registers in this region are used for demonstrating bounded latency non-burst accesses. This type of access may be used in situations where the user application has a short latency with a known upper bound of 16 PCI clocks from the time the initiator asserts FRAME#. This is done by inserting wait states until the target is capable of completing the transaction.

Register BL\_CTRL controls the initial latency of read and write operations for itself and BL\_DATA. Only the least-significant four bits of the register are implemented, and the register is only accessible from the PCI bus. The local side has no access to this register, so local reads will return all zeroes and writes have no effect.

The second register, BL\_DATA, is a general purpose, read/write register that responds according to the settings in BL\_CTRL. This data register is only accessible from the PCI bus. The local side has no access to this register, so local reads will return all zeroes and writes have no effect.

#### **Region Four: Control Registers**

The first three registers in this region control the initiator transfer engine.

Register XFER\_LEN is used to indicate the length of the data block to be transferred. The low half of the register is not implemented. The high half is implemented as a loadable 16-bit counter.

This register is accessible from both the PCI bus and local bus, and may be read at any time. Status of transfers in progress may be obtained by reading this register. With each successful transfer, the counter decrements.

Register XFER\_PADR contains the current PCI bus address for transfers performed by the transfer engine. Depending on the direction of the transfer, this address may be a source or destination.

This register is accessible from both the PCI bus and local bus, and may be read at any time. Status of transfers in progress may be obtained by reading this register. With each successful transfer, the address increments.

Register XFER\_LADR contains the current local address for transfers performed by the transfer engine. Depending on the direction of the transfer, this address may be a source or destination. Only the low half of this register is implemented.

This register is accessible from both the PCI bus and local bus, and may be read at any time. Status of transfers in progress may be obtained by reading this register. With each successful transfer, the address increments.

These registers must not be written to while the initiator is active. To ensure this does not occur, writes to these register are disabled while the initiator is active.

## **BAR1 Configuration (DE01 Only)**

BAR1 is configured as a 64 kilobyte MEM space which maps to the target FIFOs. This space supports multiple data phase transfers. Transfers beyond the end of the address space result in target abort. For all other accesses, this region will respond according to how it is accessed. Consult the PCI specification regarding delayed transactions. Data transfer between the local side and PCI bus is achieved using retries and delayed transactions as needed.

#### **Posted Writes**

The target performs posted writes. On writes to an idle target, the FIFO accepts incoming data until it is full or the write transaction has ended, whichever occurs first. In the event of a full FIFO, the target issues a disconnect. After the PCI transaction is complete, the target empties the FIFO by writing the data out to the local side until the FIFO is empty. To achieve this, the target latches the destination address for use during write out.

On writes to a busy target (the FIFO is still busy from the previous transaction) the target responds with retry, without putting the request in a retry queue.

### **Prefetched Reads**

For reads, the target may not anticipate the length of the transaction or have the data available in time. For this reason, the target puts the transaction in a retry queue and responds with a retry termination. Then the target prefetches

data to fill the FIFO. When the initiator returns to retry the transaction, the data will be available.

If the initiator returns to retry the transaction, and does not completely empty the FIFO, the FIFO is flushed after the transaction is complete. If the initiator does empty the FIFO, and attempts to read more, the target issues a disconnect.

If the initiator never retries the original transaction, deadlock may occur. For this reason, there exists a discard timer that signals a waiting delayed completion should be discarded. This timer times out after 32,768 PCI clocks. This period may be shortened to allow simulation of this event in a reasonable amount of time.

## **Register File Interface**

The operation of this block is synchronous to the PCI clock. This block contains all the control and status registers discussed in the functional description. The local bus access port is defined in Table 1.

Table 1: Local Bus Register Interface

Name	Direction	Function
LWE	input	Write enable for registers
LRE	input	Read enable for registers
LADDR	input	Address input
LDIN	input	Data input
LDOUT	output	Data output
LINT_N	output	Active low local interrupt

#### **Target FIFO Interface**

The operation of this block is synchronous to the PCI clock. This block is interfaced to two FIFOs; one is the target read (TRF) FIFO, and the other is the target write (TWF) FIFO.

The FIFOs are identical, but data flows in opposite directions. Table 2 lists the signals used in the interface.

**Table 2: Local Bus Target Fifo Interface** 

Name	Direction	Function
TRF_LD	output	Data requested or available
TWF_ST	output	
TRF_ADDR	output	Transfer starting address
TWF_ADDR	output	
TRF_AF,	output	Transfer almost done flag
TWF_AE		
TRF_WR,	input	FIFO write and read enable
TWF_RD		
TRF_DIN	input	Data transfer ports
TWF_DOUT	output	

#### Initiator FIFO Interface

The operation of this block is controlled by the contents of registers in the register block. This block is interfaced to two FIFOs, similar to the memory interface block. One is the ini-

tiator read (IRF) FIFO, and the other is the initiator write (IWF) FIFO.

The FIFOs are identical, but data flows in opposite directions. A description of a FIFO follows in the FIFO section. Table 3 lists the signals used in the interface.

Table 3: Local Bus Initiator Fifo Interface

Name	Direction	Function
IWF_LD	output	Data requested or available
IRF_ST	output	
IF_ADDR	output	Transfer starting address
IWF_AF, IRF_AE	output	Transfer almost done flag
IWF_WR, IRF_RD	input	FIFO write and read enable
IWF_DIN	input	Data transfer ports
IRF_DOUT	output	

### **Pinout**

The register file and FIFO interface pinouts are not fixed to specific FPGA I/O pads, allowing flexibility in customization. The PCI bus specific signals are constrained as part of the LogiCORE PCI32 implementation.

As shipped, all of the register file and FIFO interface signals are brought off-chip, but it is not necessary that any interface signals be brought off chip at all in single FPGA designs.

#### **Core Modifications**

Modifications can be done to remove the initiator functionality or selected portions of the target functionality. The full design may be expanded as needed or reduced to a very small subset of the original design. The PCI interface itself is also configurable by the designer.

# **Verification Methods**

This design example includes a system level testbench that simulates a four-slot PCI system. This simulation testbench includes a behavioral host bridge (with programmable arbiter) capable of generating burst transactions and a programmable behavioral target.

## **Recommended Design Experience**

The challenge to implement a complete PCI design varies depending on configuration and functionality of your application. We recommend previous experience with building high-performance, pipelined FPGA designs using the Xilinx implementation software and familiarity with either VHDL or Verilog.