

M8254 Programmable Timer

January 12, 1998

IP Group

Virtual IP Group, Inc.

 1094 E. Duane Ave., Suite 211

 Sunnyvale, CA 94086 USA

 Phone:
 +1 408-733-3344

 Fax:
 +1 408-733-9922

 E-mail:
 sales@virtualipgroup.com

 URL:
 www.virtualipgroup.com

Features

- Multiple, programmable, multi-mode timers
- Real-time clock
- Event counter
- Digital one-shot
- Programmable rate generator
- Square wave generator

Applications

- · Binary rate multiplier
- Complex waveform generator
- Complex motor controller
- Baud rate generator

General Description

The M8254 is a programmable interval timer/counter core designed for use with standard micro-processor systems. It has three 16 bit counters, each of which is programmable to generate an interrupt at the end of a user-defined interval.

Product Specification

AllianceCORE™ Facts				
Core Specifics				
Device Family	Spartan	XC4000E		
CLBs Used	260	260		
IOBs Used	22 ¹	22 ¹		
System Clock f _{max}	12.4 MHz	12.4 MHz		
Device Features Used	Global Buffers			
Supported Devices/Resources Remaining				
	I/O	CLBs		
XCS40PQ240-3	171 ¹	524		
XC4020EHQ240-2	171 ¹	524		
Provided with Core				
Documentation	Core Design Document			
	Designer	s Application Note		
Design File Formats		.ngd, XNF netlist		
	Verilog Source R	TL available extra		
Constraint Files		cst file, xactinit.dat		
Verification Tool		Test Vectors		
Schematic Symbols		None		
Evaluation Model		None		
Reference designs &	FPGA Design Document included			
application notes				
Additional Items		None		
Design Tool Requirements				
Xilinx Core Tools		Alliance 1.3		
Entry/Verification	Verilog RTL/Ve	erilog XL simulator		
Tool				
Support				

Support provided by Virtual IP Group Inc.

Notes:

1. Assuming all core signals are routed off-chip.



X7972



Functional Description

The M8254 Core is partitioned into modules as shown in Figure1 and described below.

Bus Interface Block

This block contains decoders to generate counter select and the counter control select signals.

Counter 0-2 Blocks

These independently programmable counter blocks generate output based on the mode selected.

Core Modifications

Virtual IP Group, Inc. can modify this core to vary the number of timers.

Pinout

The pinout has not been fixed to specific FPGA I/O allowing flexibility with the user application. A pinout is suggested for use with a user-constructible evaluation board. Information for this is in the FPGA Design Document included with the core. Signal names are provided in the block diagram shown in Figure 1 and described in Table 1.

Verification Methods

The core has been tested with in-house developed test vectors that are provided with the core.

Table 1: Core Signal Pinout

Signal	Signal Direction	Description		
Bus Interface Signals				
A0, A1	Input	Address Signals		
NCS	Input	Chip select, active low		
NRD	Input	Read signal, active low		
NWR	Input	Write signal, active low		
DB[7:0]	Output	8-bit bidirectional CPU data		
		bus		
Counter Signals	5			
OUT0	Output	Output of counter 0		
CLK0	Input	Clock input for counter 0		
GATE0	Input	Gate input for counter 0		
OUT1	Output	Output of counter 1		
CLK1	Input	Clock input for counter 1		
GATE1	Input	Gate input for counter 1		
OUT2	Output	Output of counter 2		
CLK2	Input	Clock input for counter 2		
GATE2	Input	Gate input for counter 2		

Recommended Design Experience

Knowledge of microprocessor based systems is required. The user must be familiar with HDL design methodology, instantiation of Xilinx netlists in a hierarchical design environment and usage of Xilinx Alliance or Foundation development tools.

Available Support Products

FPGA Evaluation Board

The FPGA Design Document included with the core gives directions for constructing a general purpose FPGA evaluation daughter board that can be plugged into a standard part socket on the target system through a flat cable.

Ordering Information

This product is available from Virtual IP Group, Inc. Please contact them for pricing and additional information.

Related Information

Xilinx Programmable Logic

For information on Xilinx programmable logic or development system software, contact your local Xilinx sales office, or:

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com

For general Xilinx literature, contact:

Phone:	+1 800-231-3386 (inside the US)
	+1 408-879-5017 (outside the US)
E-mail:	literature@xilinx.com

For AllianceCORE[™] specific information, contact:

Phone:	+1 408-879-5381
E-mail:	alliancecore@xilinx.com
URL:	www.xilinx.com/products/logicore/alliance/ tblpart.htm