Return to the Special Programs Page
 homesearchagentssupportask xilinxmap


WorkView Office

VIEWlogic Systems, Inc.
293 Boston Post Road West
Marlboro, MA 01752
Tel: 1-800-873-8439 for nearest sales office in US
Tel: (44) 344303737 for nearest sales office in Europe
Tel: (81) 352751561 for nearest sales office in Japan
Fax: 1-508-480-0882
info@viewlogic.com
http://www.viewlogic.comInternet Link

Workview Office is a fully Windows-compliant EDA tool suite that runs on Window NT, Windows95, and Windows 3.1 platforms. It offers high performance tools which are integrated with Xilinx XACTstep to support complete FPGA design within the context of the system. The Workview Office tool suite combines exceptional performance with unparalleled interoperability between design entry, analysis, and optimization tools for maximum productivity. Visit the multimedia description of Workview Office from this page to learn more.

Product Highlights

  • Supports schematic entry, synthesis, VHDL and gate-level simulation for all Xilinx families
  • Best-in-class high performance tools for Xilinx FPGA and system design
  • Seamless integration between tools, with personal productivity tools, and with Xilinx XACTstep, for maximum productivity
  • Affordable pricing
  • Fully data compatible with VIEWlogic UNIX Powerview tools

Xilinx-Specific Highlights

  • VIEWlogic's synthesis technology contains optimizations specifically for Xilinx, featuring:
  • Automatic inferencing of X-BLOX functions from VHDL constructs
  • Latched I/O pads and clock enabled flip flops are used for lower CLB counts
  • Supports passing of timing constraints to PPR to control critical timing paths
  • Direct mapping to CLBs leading to more accurate timing prediction, lower area, and fewer design iterations

Design Flow

The Workview Office tool suite incorporates a Design Manager, which simplifies the design process and increases productivity. Design Manager has an intrinsic knowledge of the design tools, their flow, and the Xilinx technology. Design Manager controls the flow through design creation, simulation, synthesis, Xilinx PPR, and post-layout analysis.


© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents