

Features

- Certified to MIL-PRF-38535 (Qualified Manufacturer Listing)
- Guaranteed over the full military temperature range (-55°C to +125°C)
- Ceramic and Plastic Packages
- Fast, high-density Field-Programmable Gate Arrays
 - Densities from 100k to 1M system gates
 - System performance up to 200 MHz
 - Hot-swappable for Compact PCI
- Multi-standard SelectIO™ interfaces
 - 16 high-performance interface standards
 - Connects directly to ZBTRAM devices
- Built-in clock-management circuitry
 - Four dedicated delay-locked loops (DLLs) for advanced clock control
 - Four primary low-skew global clock distribution nets, plus 24 secondary global nets
- Hierarchical memory system
 - LUTs configurable as 16-bit RAM, 32-bit RAM, 16-bit dual-ported RAM, or 16-bit Shift Register
 - Configurable synchronous dual-ported 4k-bit RAMs
 - Fast interfaces to external high-performance RAMs
- Flexible architecture that balances speed and density
 - Dedicated carry logic for high-speed arithmetic
 - Dedicated multiplier support
 - Cascade chain for wide-input functions
 - Abundant registers/latches with clock enable, and dual synchronous/asynchronous set and reset
 - Internal 3-state bussing
 - IEEE 1149.1 boundary-scan logic
 - Die-temperature sensing device

- Supported by FPGA Foundation™ and Alliance Development Systems
 - Complete support for Unified Libraries, Relationally Placed Macros, and Design Manager
 - Wide selection of PC and workstation platforms
- SRAM-based in-system configuration
 - Unlimited reprogrammability
 - Four programming modes
- 0.22 μm 5-layer metal process
- 100% factory tested

Description

The QPRO Virtex FPGA family delivers high-performance, high-capacity programmable logic solutions. Dramatic increases in silicon efficiency result from optimizing the new architecture for place-and-route efficiency and exploiting an aggressive 5-layer-metal 0.22 μm CMOS process. These advances make QPRO Virtex FPGAs powerful and flexible alternatives to mask-programmed gate arrays. The Virtex family comprises the four members shown in [Table 1](#).

Building on experience gained from previous generations of FPGAs, the Virtex family represents a revolutionary step forward in programmable logic design. Combining a wide variety of programmable system features, a rich hierarchy of fast, flexible interconnect resources, and advanced process technology, the QPRO Virtex family delivers a high-speed and high-capacity programmable logic solution that enhances design flexibility while reducing time-to-market.

Refer to the [“Virtex™ 2.5V Field Programmable Gate Arrays”](#) commercial data sheet for more information on device architecture and timing specifications.

Table 1: QPRO Virtex Field-Programmable Gate Array Family Members.

Device	System Gates	CLB Array	Logic Cells	Maximum Available I/O	Block RAM Bits	Max Select RAM Bits
XQV100	108,904	20x30	2,700	180	40,960	38,400
XQV300	322,970	32x48	6,912	316	65,536	98,304
XQV600	661,111	48x72	15,552	316	98,304	221,184
XQV1000	1,124,022	64x96	27,648	404	131,072	393,216

Virtex Electrical Characteristics

Definition of Terms

Data sheets may be designated as Advance or Preliminary. The status of specifications in these data sheets is as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Data sheets not identified as either Advance or Preliminary are to be considered final.

All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. Contact the factory for design considerations requiring more detailed information.

All specifications are subject to change without notice.

Virtex DC Characteristics

Absolute Maximum Ratings

Symbol	Description	Min/Max	Units	
V _{CCINT}	Supply voltage relative to GND	-0.5 to 3.0	V	
V _{CCO}	Supply voltage relative to GND	-0.5 to 4.0	V	
V _{REF}	Input Reference Voltage	-0.5 to 3.6	V	
V _{IN}	Input voltage relative to GND	Using V _{REF}	-0.5 to 3.6	V
		Internal threshold	-0.5 to 5.5	V
V _{TS}	Voltage applied to 3-state output	-0.5 to 5.5	V	
V _{CC}	Longest Supply Voltage Rise Time from 1V to 2.375V	50	ms	
T _{STG}	Storage temperature (ambient)	-65 to +150	°C	
T _{SOL}	Maximum soldering temp. (10s at 1/16 in. = 1.5 mm)	+260	°C	
T _J	Junction temperature	Ceramic packages	+150	°C
		Plastic packages	+125	°C

- Notes:
1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
 2. Power supplies may turn on in any order.
 3. For protracted periods (e.g., longer than a day), V_{IN} should not exceed V_{CCO} by more than 3.6 V.

Recommended Operating Conditions

Symbol	Description	Min	Max	Units
V _{CCINT}	Supply voltage relative to GND, T _C = -55°C to +125°C	2.5 - 5%	2.5 + 5%	V
	Supply voltage relative to GND, T _J = -55°C to +125°C	2.5 - 5%	2.5 + 5%	V
V _{CCO}	Supply voltage relative to GND, T _C = -55°C to +125°C	1.2	3.6	V
	Supply voltage relative to GND, T _J = -55°C to +125°C	1.2	3.6	V
T _{IN}	Input signal transition time		250	ns

- Notes:
1. Correct operation is guaranteed with a minimum V_{CCINT} of 2.25 V (Nominal V_{CCINT} -10%). Below the minimum value stated above, all delay parameters increase by 3% for each 50 -mV reduction in V_{CCINT} below the specified range.
 2. At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C.
 3. Input and output measurement threshold is ~50% of V_{CC}.

DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Device	Min	Max	Units
V _{DRINT}	Data Retention V _{CCINT} Voltage (below which configuration data may be lost)	All	2.0		V
V _{DRIO}	Data Retention V _{CCO} Voltage (below which configuration data may be lost)	All	1.2		V
I _{CCINTQ}	Quiescent V _{CCINT} supply current (Note 1)	XQV100		50	mA
		XQV300		75	mA
		XQV600		100	mA
		XQV1000		100	mA
I _{CCOQ}	Quiescent V _{CCO} supply current (Note 1)	XQV100		2	mA
		XQV300		2	mA
		XQV600		2	mA
		XQV1000		2	mA
I _{REF}	V _{REF} current per V _{REF} pin			20	μA
I _L	Input or output leakage current		-10	+10	μA
C _{IN}	Input capacitance (sample tested)			8	pF
I _{RPU}	Pad pull-up (when selected) at V _{in} = 0 V, V _{CCO} = 3.3 V (sample tested)		Note 2	0.25	mA
I _{RPD}	Pad pull-down (when selected) at V _{in} = 3.6 V (sample tested)		Note 2	0.15	mA

Notes: 1. With no output current loads, no active input pull-up resistors, all I/O pins Tri-stated and floating.
 2. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not guarantee valid logic levels when input pins are connected to other circuits.

DC Input and Output levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed output currents over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Input/Output Standard	V _{IL}		V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}
	V, min	V, max	V, min	V, max	V, Max	V, Min	mA	mA
LVTTTL (Note 1)	-0.5	0.8	2.0	5.5	0.4	2.4	24	-24
LVC MOS2	-0.5	.7	1.7	5.5	0.4	1.9	12	-12
PCI, 3.3 V	-0.5	44% V _{CCINT}	60% V _{CCINT}	V _{CCO} + 0.5	10% V _{CCO}	90% V _{CCO}	Note 2	Note 2
PCI, 5.0 V	-0.5	0.8	2.0	5.5	0.55	2.4	Note 2	Note 2
GTL	-0.5	V _{REF} - 0.05	V _{REF} + 0.05	3.6	0.4	n/a	40	n/a
GTL+	-0.5	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.6	n/a	36	n/a
HSTL I	-0.5	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	8	-8
HSTL III	-0.5	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	24	-8
HSTL IV	-0.5	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	48	-8
SSTL3 I	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.6	V _{REF} + 0.6	8	-8
SSTL3 II	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.8	V _{REF} + 0.8	16	-16
SSTL2 I	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.65	V _{REF} + 0.65	7.6	-7.6
SSTL2 II	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.80	V _{REF} + 0.80	15.2	-15.2
CTT	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.4	V _{REF} + 0.4	8	-8
AGP	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	10% V _{CCO}	90% V _{CCO}	Note 2	Note 2

Note 1: V_{OL} and V_{OH} for lower drive currents are sample tested.
 Note 2: Tested according to the relevant specifications.

Virtex Switching Characteristics

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Virtex devices unless otherwise noted.

IOB Input Switching Characteristics

Input delays associated with the pad are specified for LVTTTL levels. For other standards, adjust the delays with the values shown in [“IOB Input Switching Characteristics Standard Adjustments” on page 5](#).

Description	Device	Symbol	Speed Grade	Units
			-4	
Propagation Delays				
Pad to I output, no delay	All	T_{IOPI}	1.0	ns, max
Pad to I output, with delay	XQV100	T_{IOPID}	1.9	ns, max
	XQV300		1.9	ns, max
	XQV600		2.3	ns, max
	XQV1000		2.7	ns, max
Pad to output IQ via transparent latch, no delay	All	T_{IOPLI}	2.0	ns, max
Pad to output IQ via transparent latch, with delay	XQV100	T_{IOPLID}	4.8	ns, max
	XQV300		5.1	ns, max
	XQV600		5.5	ns, max
	XQV1000		5.9	ns, max
Sequential Delays				
Clock CLK to output IQ	All	T_{IOCKIQ}	0.8	ns, max
Setup and Hold Times with respect to Clock CLK				
Setup Time / Hold Time				
Pad, no delay	All	T_{IOPICK} / T_{IOICKP}	2.0 / 0	ns, min
Pad, with delay	All	$T_{IOPICKD} / T_{IOICKPD}$	5.0 / 0	ns, min
ICE input	All	$T_{IOICECK} / T_{IOCKICE}$	1.0 / 0	ns, min
SR input (IFF, synchronous)	All	$T_{IOSRCKI} / T_{IOCKISR}$	1.3 / 0	ns, min
Set/Reset Delays				
SR input to IQ (asynchronous)	All	T_{IOSRIQ}	1.8	ns, max
GSR to output IQ	All	T_{GSRQ}	12.5	ns, max

Note: A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.

IOB Input Switching Characteristics Standard Adjustments

Description	Symbol	Standard	Speed Grade	Units
			-4	
Data Input Delay Adjustments				
Standard-specific data input delay adjustments	T _{ILVTTL}	LVTTTL	0.0	ns
	T _{ILVCMOS2}	LVCN05	-0.05	ns
	T _{IPCI33_3}	PCI, 33 MHz, 3.3 V	-0.14	ns
	T _{IPCI33_5}	PCI, 33 MHz, 5.0 V	0.33	ns
	T _{IGTL}	GTL	0.26	ns
	T _{IGTLP}	GTL+	0.14	ns
	T _{IHSTL}	HSTL	0.04	ns
	T _{ISSTL2}	SSTL2	-0.10	ns
	T _{ISSTL3}	SSTL3	-0.06	ns
	T _{ICTT}	CTT	0.02	ns
	T _{IAGP}	AGP	-0.08	ns

IOB Output Switching Characteristics

Output delays terminating at a pad are specified for LVTTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays with the values shown in “IOB Output Switching Characteristics Standard Adjustments” on page 7.

Description	Symbol	Speed Grade	Units
		-4	
Propagation Delays			
O input to Pad	T_{IOOP}	3.5	ns, max
O input to Pad via transparent latch	T_{IOOLP}	4.0	ns, max
3-State Delays			
T input to Pad high-impedance (Note 1)	T_{IOTHZ}	2.4	ns, max
T input to valid data on Pad	T_{IOTON}	3.7	ns, max
T input to Pad high-impedance via transparent latch (Note 1)	$T_{IOTLPHZ}$	3.0	ns, max
T input to valid data on Pad via transparent latch	$T_{IOTLPON}$	4.2	ns, max
GTS to Pad high impedance (Note 1)	T_{GTS}	6.3	ns, max
Sequential Delays			
Clock CLK to Pad	T_{IOCKP}	3.5	ns, max
Clock CLK to Pad high-impedance (synchronous) (Note 1)	T_{IOCKHZ}	2.9	ns, max
Clock CLK to valid data on Pad (synchronous)	T_{IOCKON}	4.1	ns, max
Setup and Hold Times before/after Clock CLK		Setup Time / Hold Time	
O input	T_{IOOCK}/T_{IOCKO}	1.3 / 0	ns, min
OCE input	$T_{IOOCECK}/T_{IOCKOCE}$	1.0 / 0	ns, min
SR input (OFF)	$T_{IOSRCKO}/T_{IOCKOSR}$	1.4 / 0	ns, min
3-State Setup Times, T input	T_{IOTCK}/T_{IOCKT}	0.9 / 0	ns, min
3-State Setup Times, TCE input	$T_{IOTCECK}/T_{IOCKTCE}$	1.1 / 0	ns, min
3-State Setup Times, SR input (TFF)	$T_{IOSRCKT}/T_{IOCKTSR}$	1.3 / 0	ns, min
Set/Reset Delays			
SR input to Pad (asynchronous)	T_{IOSRP}	4.6	ns, max
SR input to Pad high-impedance (asynchronous) (Note 1)	T_{IOSRHZ}	3.9	ns, max
SR input to valid data on Pad (asynchronous)	T_{IOSRON}	5.1	ns, max

Note: A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.

Note 1: Tri-state turn-off delays should not be adjusted.

IOB Output Switching Characteristics Standard Adjustments

Output delays terminating at a pad are specified for LVTTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

Description	Symbol	Standard	Speed Grade	Units
			-4	
Output Delay Adjustments				
Standard-specific adjustments for output delays terminating at pads (based on standard capacitive load, Csl)	T _{OLVTTTL_S2}	LVTTTL, Slow,2 mA	17.0	ns
	T _{OLVTTTL_S4}	4 mA	8.6	ns
	T _{OLVTTTL_S6}	6 mA	5.6	ns
	T _{OLVTTTL_S8}	8 mA	3.5	ns
	T _{OLVTTTL_S12}	12 mA	2.2	ns
	T _{OLVTTTL_S16}	16 mA	2.0	ns
	T _{OLVTTTL_S24}	24 mA	1.6	ns
	T _{OLVTTTL_F2}	LVTTTL, Fast,2 mA	15.1	ns
	T _{OLVTTTL_F4}	4 mA	6.1	ns
	T _{OLVTTTL_F6}	6 mA	3.6	ns
	T _{OLVTTTL_F8}	8 mA	1.2	ns
	T _{OLVTTTL_F12}	12 mA	0.0	ns
	T _{OLVTTTL_F16}	16 mA	-0.05	ns
	T _{OLVTTTL_F24}	24 mA	-0.23	ns
	T _{OLVCMOS2}	LVCNOS2	0.12	ns
	T _{OPCI33_3}	PCI, 33 MHz, 3.3 V	2.7	ns
	T _{OPCI33_5}	PCI, 33 MHz, 5.0 V	3.3	ns
	T _{OGTL}	GTL	0.6	ns
	T _{OGTLP}	GTL+	1.0	ns
	T _{OHSTL_I}	HSTL I	-0.5	ns
	T _{OHSTL_III}	HSTL III	-1.0	ns
	T _{OHSTL_IV}	HSTL IV	-1.1	ns
	T _{OSSTL2_I}	SSTL2 I	-0.5	ns
	T _{OSSTL2_II}	SSTL2 II	-1.0	ns
	T _{OSSTL3_I}	SSTL3 I	-0.5	ns
	T _{OSSTL3_II}	SSTL3 II	-1.1	ns
T _{OCTT}	CTT	-0.6	ns	
T _{OAGP}	AGP	-1.0	ns	

Calculation of $T_{i\text{oop}}$ as a Function of Capacitance

The values for $T_{i\text{oop}}$ were based on the standard capacitive load (C_{sl}) for each IO standard as listed in [Table 2](#).

For other capacitive loads, use the formulas below to calculate the corresponding $T_{i\text{oop}}$:

$$T_{i\text{oop}} = T_{i\text{oop}l} + T_{\text{opadjust}} + (C_{\text{load}} - C_{sl}) * fl$$

Where:

T_{opadjust} is reported above in the Output Delay Adjustment section.

C_{load} is the capacitive load for the design.

Table 2: Constants for Use in Calculation of T_{op}

Standard	Csl (pF)	fl (ns/pF)
LVTTTL Slow Slew Rate, 2mA drive	35	0.41
LVTTTL Slow Slew Rate, 4mA drive	35	0.20
LVTTTL Slow Slew Rate, 6mA drive	35	0.100
LVTTTL Slow Slew Rate, 8mA drive	35	0.086
LVTTTL Slow Slew Rate, 12mA drive	35	0.058
LVTTTL Slow Slew Rate, 16mA drive	35	0.050
LVTTTL Slow Slew Rate, 24mA drive	35	0.048
LVTTTL Fast Slew Rate, 2mA drive	35	0.41
LVTTTL Fast Slew Rate, 4mA drive	35	0.20
LVTTTL Fast Slew Rate, 6mA drive	35	0.13
LVTTTL Fast Slew Rate, 8mA drive	35	0.079
LVTTTL Fast Slew Rate, 12mA drive	35	0.044
LVTTTL Fast Slew Rate, 16mA drive	35	0.043
LVTTTL Fast Slew Rate, 24mA drive	35	0.033
LVC MOS2	35	0.041
PCI 33MHz 5V	50	0.050
PCI 33MHZ 3.3 V	10	0.050
GTL	0	0.014
GTL+	0	0.017
HSTL Class I	20	0.022
HSTL Class III	20	0.016
HSTL Class IV	20	0.014
SSTL2 Class I	30	0.028
SSTL2 Class II	30	0.016
SSTL3 Class 1	30	0.029
SSTL3 Class II	30	0.016
CTT	20	0.035
AGP	10	0.037

Clock Distribution Guidelines

Description	Device	Symbol	Speed Grade	Units
			-4	
Global Clock Skew				
Global Clock Skew between IOB Flip-flops	XQV100	$T_{GSKEWIOB}$	0.15	ns, max
	XQV300		0.18	ns, max
	XQV600		0.17	ns, max
	XQV1000		0.25	ns, max

Note: These clock-distribution delays are provided for guidance only. They reflect the delays encountered in a typical design under worst-case conditions. Precise values for a particular design are provided by the timing analyzer.

Clock Distribution Switching Characteristics

Description	Symbol	Speed Grade	Units
		-4	
GCLK IOB and Buffer			
Global Clock PAD to output	T_{GPIO}	0.9	ns, max
Global Clock Buffer I input to O output	T_{GIO}	0.9	ns, max

CLB Switching Characteristics

Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise values are provided by the timing analyzer.

Description	Symbol	Speed Grade	Units
		-4	
Combinatorial Delays			
4-input function: F/G inputs to X/Y outputs	T_{ILO}	0.8	ns, max
5-input function: F/G inputs to F5 output	T_{IF5}	0.9	ns, max
5-input function: F/G inputs to X output	T_{IF5X}	1.0	ns, max
6-input function: F/G inputs to Y output via F6 MUX	T_{IF6Y}	1.2	ns, max
6-input function: F5IN input to Y output	T_{F5INY}	0.5	ns, max
Incremental delay routing through transparent latch to XQ/YQ outputs	T_{IFNCTL}	0.8	ns, max
BY input to YB output	T_{BYBY}	0.7	ns, max
Sequential Delays			
FF Clock CLK to XQ/YQ outputs	T_{CKO}	1.4	ns, max
Latch Clock CLK to XQ/YQ outputs	T_{CKLO}	1.6	ns, max
Setup and Hold Times before/after Clock CLK			
Setup Time / Hold Time			
4-input function: F/G Inputs	T_{ICK}/T_{CKI}	1.5 / 0	ns, min
5-input function: F/G inputs	T_{IF5CK}/T_{CKIF5}	1.7 / 0	ns, min
6-input function: F5IN input	T_{F5INCK}/T_{CKF5IN}	1.2 / 0	ns, min
6-input function: F/G inputs via F6 MUX	T_{IF6CK}/T_{CKIF6}	1.9 / 0	ns, min
BX/BY inputs	T_{DICK}/T_{CKDI}	0.8 / 0	ns, min
CE input	T_{CECK}/T_{CKCE}	1.0 / 0	ns, min
SR/BY inputs (synchronous)	T_{RCK}/T_{CKR}	0.9 / 0	ns, min
Clock CLK			
Minimum Pulse Width, High	T_{CH}	2.0	ns, min
Minimum Pulse Width, Low	T_{CL}	2.0	ns, min
Set/Reset			
Minimum Pulse Width, SR/BY inputs	T_{RPW}	3.3	ns, min
Delay from SR/BY inputs to XQ/YQ outputs (asynchronous)	T_{RQ}	1.4	ns, max
Delay from GSR to XQ/YQ outputs	T_{IOGSRQ}	12.5	ns, max

Note: A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

CLB Arithmetic Switching Characteristics

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

Description	Symbol	Speed Grade	
		-4	Units
Combinatorial Delays			
F operand inputs to X via XOR	T_{OPX}	1.0	ns, max
F operand input to XB output	T_{OPXB}	1.4	ns, max
F operand input to Y via XOR	T_{OPY}	2.0	ns, max
F operand input to YB output	T_{OPYB}	2.0	ns, max
F operand input to COUT output	T_{OPCYF}	1.5	ns, max
G operand inputs to Y via XOR	T_{OPGY}	1.2	ns, max
G operand input to YB output	T_{OPGYB}	2.1	ns, max
G operand input to COUT output	T_{OPCYG}	1.6	ns, max
BX initialization input to COUT	T_{BXCX}	1.1	ns, max
CIN input to X output via XOR	T_{CINX}	0.6	ns, max
CIN input to XB	T_{CINXB}	0.1	ns, max
CIN input to Y via XOR	T_{CINY}	0.6	ns, max
CIN input to YB	T_{CINYB}	0.6	ns, max
CIN input to COUT output	T_{BYP}	0.2	ns, max
Multiplier Operation			
F1/2 operand inputs to XB output via AND	T_{FANDXB}	0.5	ns, max
F1/2 operand inputs to YB output via AND	T_{FANDYB}	1.1	ns, max
F1/2 operand inputs to COUT output via AND	T_{FANDCY}	0.6	ns, max
G1/2 operand inputs to YB output via AND	T_{GANDYB}	0.7	ns, max
G1/2 operand inputs to COUT output via AND	T_{GANDCY}	0.2	ns, max
Setup and Hold Times before/after Clock CLK			
Setup Time / Hold Time			
CIN input to FFX	T_{CCKX}/T_{CKCX}	1.3 / 0	ns, min
CIN input to FFY	T_{CCKY}/T_{CKCY}	1.4 / 0	ns, min

Note: A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

CLB SelectRAM Switching Characteristics

Description	Symbol	Speed Grade	Units
		-4	
Sequential Delays			
Clock CLK to X/Y outputs (WE active)	T_{SHCKO}	3.0	ns, max
Shift-Register Mode			
Clock CLK to X/Y outputs		3.0	ns, max
Setup Times before Clock CLK			
Setup Time / Hold Time			
F/G address inputs	T_{AS}/T_{AH}	0.7 / 0	ns, min
BX/BY data inputs (DIN)	T_{DS}/T_{DH}	0.9 / 0	ns, min
CE input (WE)	T_{WS}/T_{WH}	1.0 / 0	ns, min
Shift-Register Mode			
BX/BY data inputs (DIN)	T_{SHDICK}	0.9	ns, min
CE input (WS)	T_{SHCECK}	1.0	ns, min
Clock CLK			
Minimum Pulse Width, High	T_{WPH}	3.1	ns, min
Minimum Pulse Width, Low	T_{WPL}	3.1	ns, min
Minimum clock period to meet address write cycle time	T_{WC}	6.2	ns, min
Shift-Register Mode			
Minimum Pulse Width, High	T_{SRPH}	3.1	ns, min
Minimum Pulse Width, Low	T_{SRPL}	3.1	ns, min

Note: A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

BLOCKRAM Switching Characteristics

Description	Symbol	Speed Grade	Units
		-4	
Sequential Delays			
Clock CLK to DOUT output	T_{BCKO}	4.1	ns, max
Setup Times Before Clock Clk			
ADDR inputs	T_{BACK}/T_{BCKA}	1.5 / 0	ns, min
DIN inputs	T_{BDCK}/T_{BCKD}	1.5 / 0	
EN input	T_{BECK}/T_{BCKE}	3.4 / 0	ns, min
RST input	T_{BRCK}/T_{BCKR}	3.2 / 0	ns, min
WEN input	T_{BWCK}/T_{BCKW}	3.0 / 0	ns, min
Clock CLK			
Minimum Pulse Width, High	T_{BPWH}	2.0	ns, min
Minimum Pulse Width, Low	T_{BPWL}	2.0	ns, min
CLKA -> CLKB setup time for different ports	T_{BCCS}	4.0	ns, min

Note: A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

TBUF Switching Characteristics

Description	Symbol	Speed Grade	Units
		-4	
Combinatorial Delays			
IN input to OUT output	T_{IO}	0.0	ns, max
TRI input to OUT output high-impedance	T_{OFF}	0.2	ns, max
Tri input to valid data on OUT output	T_{ON}	0.2	ns, max

JTAG Test Access Port Switching Characteristics

		Speed Grade	
Description	Symbol	-4	Units
TMS and TDI Setup times before TCK	T_{TAPTCK}	4.0	ns, min
TMS and TDI Hold times after TCK	T_{TCKTAP}	2.0	ns, min
Output delay from clock TCK to output TDO	T_{TCKTDO}	11.0	ns, max
Maximum TCK clock frequency	F_{TCK}	33	MHz, max

Virtex Pin-to-Pin Output Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted.

Global Clock Input to Output Delay for LVTTTL, 12 mA, Fast Slew Rate, *with* DLL

Description	Symbol	Speed Grade	-4	Units
		Device	Max	
LVTTTL Global Clock Input to Output Delay using Output Flip-flop, 12 mA, Fast Slew Rate, <i>with</i> DLL. For data <i>output</i> with different standards, adjust the delays with the values shown in “IOB Output Switching Characteristics Standard Adjustments” on page 7.		XQV100	3.6	ns
		XQV300	3.6	ns
		XQV600	3.6	ns
		XQV1000	3.6	ns

Notes: Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Output timing is measured at 50% V_{CC} threshold with 35 pF external capacitive load. For different loads, see [Table 2](#). DLL output jitter is already included in the timing calculation.

Global Clock Input to Output Delay for LVTTTL, 12 mA, Fast Slew Rate, *without* DLL

Description	Symbol	Speed Grade	-4	Units
		Device	Max	
LVTTTL Global Clock Input to Output Delay using Output Flip-flop, 12 mA, Fast Slew Rate, <i>without</i> DLL. For data <i>output</i> with different standards, adjust the delays with the values shown in “IOB Output Switching Characteristics Standard Adjustments” on page 7.		XQV100	5.7	ns
		XQV300	5.9	ns
		XQV600	6.0	ns
		XQV1000	6.3	ns

Notes: Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Output timing is measured at 50% V_{CC} threshold with 35 pF external capacitive load. For different loads, see [Table 2](#).

Minimum Clock to Out for Virtex Devices

I/O Standard	With DLL	Without DLL				Units
	All Devices	V100	V300	V600	V1000	
*LVTTTL_S2	5.2	6.0	6.1	6.1	6.1	ns
*LVTTTL_S4	3.5	4.3	4.4	4.4	4.4	ns
*LVTTTL_S6	2.8	3.6	3.7	3.7	3.7	ns
*LVTTTL_S8	2.2	3.1	3.1	3.2	3.2	ns
*LVTTTL_S12	2.0	2.9	2.9	3.0	3.0	ns
*LVTTTL_S16	1.9	2.8	2.8	2.9	2.9	ns
*LVTTTL_S24	1.8	2.6	2.7	2.7	2.8	ns
*LVTTTL_F2	2.9	3.8	3.8	3.9	3.9	ns
*LVTTTL_F4	1.7	2.6	2.6	2.7	2.7	ns
*LVTTTL_F6	1.2	2.0	2.1	2.1	2.2	ns
*LVTTTL_F8	1.1	1.9	2.0	2.0	2.0	ns
*LVTTTL_F12	1.0	1.8	1.9	1.9	1.9	ns
*LVTTTL_F16	0.9	1.8	1.8	1.8	1.9	ns
*LVTTTL_F24	0.9	1.7	1.8	1.8	1.9	ns
LVC MOS2	1.1	1.9	2.0	2.0	2.1	ns
PCI33_3	1.5	2.4	2.4	2.5	2.5	ns
PCI33_5	1.4	2.2	2.3	2.3	2.4	ns
GTL	1.6	2.5	2.5	2.6	2.6	ns
GTL+	1.7	2.5	2.6	2.6	2.7	ns
HSTL I	1.1	1.9	2.0	2.0	2.0	ns
HSTL III	0.9	1.7	1.8	1.8	1.9	ns
HSTL IV	0.8	1.6	1.7	1.7	1.8	ns
SSTL2 I	0.9	1.7	1.8	1.8	1.8	ns
SSTL2 II	0.8	1.6	1.7	1.7	1.7	ns
SSTL3 I	0.8	1.7	1.7	1.7	1.8	ns
SSTL3 II	0.7	1.5	1.6	1.6	1.7	ns
CTT	1.0	1.8	1.9	1.9	2.0	ns
AGP	1.0	1.8	1.9	1.9	2.0	ns

*S = Slow Slew Rate, F = Fast Slew Rate

Notes: Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Output timing is measured at 50% V_{CC} threshold with 8 pF external capacitive load.

Virtex Pin-to-Pin Input Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

Global Clock Set-Up and Hold for LVTTL Standard, *with* DLL

Description	Symbol	Speed Grade	-4	Units
		Device	Min	
Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments.				
No Delay Global Clock and IFF, with DLL	T_{PSDLL}/T_{PHDLL}	XQV100	2.1 / -0.4	ns
		XQV300	2.1 / -0.4	ns
		XQV600	2.1 / -0.4	ns
		XQV1000	2.1 / -0.4	ns

Notes: IFF = Input Flip-Flop or Latch

Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.

DLL output jitter is already included in the timing calculation.

Global Clock Set-Up and Hold for LVTTL Standard, *without* DLL

Description	Symbol	Speed Grade	-4	Units
		Device	Min	
Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments.				
Full Delay Global Clock and IFF, without DLL	T_{PSFD}/T_{PHFD}	XQV100	3.0 / 0.0	ns
		XQV300	3.1 / 0.0	ns
		XQV600	3.3 / 0.0	ns
		XQV1000	3.6 / 0.0	ns

Note: IFF = Input Flip-Flop or Latch

Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.

A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

DLL Timing Parameters

Switching parameters testing is modeled after testing methods specified by MIL-M-38510/605; all devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions.


Description	Symbol	Speed Grade		Units
		-4		
Input Clock Frequency (CLKDLLHF)	$F_{CLKINHf}$	60	180	MHz
Input Clock Frequency (CLKDLL)	$F_{CLKINLf}$	25	90	MHz
Input Clock Pulse Width (CLKDLLHF)	$T_{DLLPWHF}$	2.4	-	ns
Input Clock Pulse Width (CLKDLL)	$T_{DLLPWLF}$	3.0	-	ns

Note: All specifications correspond to Commercial Operating Temperatures (0°C to +100°C).


Description	Symbol		CLKDLLHF		CLKDLL		Units
			Min	Max	Min	Max	
Input Clock Period Tolerance	T_{IPTOL}		-	1.0	-	1.0	ns
Input Clock Jitter Cycle to Cycle	T_{IJITCC}		-	± 150	-	± 300	ps
Time Required for DLL to Acquire Lock	T_{LOCK}						
	F_{CLKIN}	> 60 MHz	-	20	-	20	μs
	F_{CLKIN}	50 - 60 MHz	-	-	-	25	μs
	F_{CLKIN}	40 - 50 MHz	-	-	-	50	μs
	F_{CLKIN}	30 - 40 MHz	-	-	-	90	μs
DLL Output Skew (Between any DLL output)	T_{SKEW}		-	±150	-	± 150	ps
DLL Output Long Term Phase Differential	T_{OPHASE}		-	±100	-	± 100	ps
DLL Output Jitter Cycle to Cycle	T_{OJITCC}			± 60		± 60	ps

Note: All specifications correspond to Commercial Operating Temperatures (0°C to +100°C).

Period Tolerance: the allowed input clock period change in nanoseconds.



Clock Jitter: the difference between an ideal reference clock edge and the actual design.



ds003_20_093099

Figure 1: Frequency Tolerance and Clock Jitter

QPRO Virtex Pin Outs

Pin-Out Tables

See the Xilinx WebLINX web site (<http://www.xilinx.com/partinfo/databook.htm>) for updates or additional pin-out information. For convenience, Table 3, Table 4 and Table 5 list the locations of special-purpose and power-supply pins. Pins not listed are user I/Os.

Table 3: Virtex QFP Package Pin-out Information

Pin Name	Device	PQ/HQ240
GCK0	All	92
GCK1	All	89
GCK2	All	210
GCK3	All	213
M0	All	60
M1	All	58
M2	All	62
CCLK	All	179
PROGRAM	All	122
DONE	All	120
INIT	All	123
BUSY/DOUT	All	178
D0/DIN	All	177
D1	All	167
D2	All	163
D3	All	156
D4	All	145
D5	All	138
D6	All	134
D7	All	124
WRITE	All	185
CS	All	184
TDI	All	183
TDO	All	181
TMS	All	2
TCK	All	239
V _{CCINT}	All	16, 32, 43, 77, 88, 104, 137, 148, 164, 198, 214, 225
V _{CCO}	All	<u>No IO Banks in this package:</u> 15, 30, 44, 61, 76, 90, 105, 121, 136, 150, 165, 180, 197, 212, 226, 240

Table 3: Virtex QFP Package Pin-out Information (Continued)

Pin Name	Device	PQ/HQ240
V_{REF} , Bank 0 (V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.	XQV100	... + 229
	XQV300	... + 236
	XQV600	... + 230
V_{REF} , Bank 1 (V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.	XQV100	... + 194
	XQV300	... + 187
	XQV600	... + 193
V_{REF} , Bank 2 (V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.	XQV100	... + 168
	XQV300	... + 175
	XQV600	... + 169
V_{REF} , Bank 3 (V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.	XQV100	... + 133
	XQV300	... + 126
	XQV600	... + 132
V_{REF} , Bank 4 (V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.	XQV100	... + 108
	XQV300	... + 115
	XQV600	... + 109
V_{REF} , Bank 5 (V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.	XQV100	... + 73
	XQV300	... + 66
	XQV600	... + 72
V_{REF} , Bank 6 (V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.	XQV100	... + 47
	XQV300	... + 54
	XQV600	... + 48

Table 3: Virtex QFP Package Pin-out Information (Continued)

Pin Name	Device	PQ/HQ240
<p>V_{REF}, Bank 7</p> <p>(V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)</p> <p>Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.</p>	XQV100	... + 12
	XQV300	... + 5
	XQV600	... + 11
GND	All	1, 8, 14, 22, 29, 37, 45, 51, 59, 69, 75, 83, 91, 98, 106, 112, 119, 129, 135, 143, 151, 158, 166, 172, 182, 190, 196, 204, 211, 219, 227, 233

Table 4: Virtex Plastic Ball Grid and Ceramic Column Grid Pin-out Information

Pin Name	Device	BG256	BG352	BG432	BG560/CG560
GCK0	All	Y11	AE13	AL16	AL17
GCK1	All	Y10	AF14	AK16	AJ17
GCK2	All	A10	B14	A16	D17
GCK3	All	B10	D14	D17	A17
M0	All	Y1	AD24	AH28	AJ29
M1	All	U3	AB23	AH29	AK30
M2	All	W2	AC23	AJ28	AN32
CCLK	All	B19	C3	D4	C4
PROGRAM	All	Y20	AC4	AH3	AM1
DONE	All	W19	AD3	AH4	AJ5
INIT	All	U18	AD2	AJ2	AH5
BUSY/DOUT	All	D18	E4	D3	D4
D0/DIN	All	C19	D3	C2	E4
D1	All	E20	G1	K4	K3
D2	All	G19	J3	K2	L4
D3	All	J19	M3	P4	P3
D4	All	M19	R3	V4	W4
D5	All	P19	U4	AB1	AB5
D6	All	T20	V3	AB3	AC4
D7	All	V19	AC3	AG4	AJ4
WRITE	All	A19	D5	B4	D6
CS	All	B18	C4	D5	A2
TDI	All	C17	B3	B3	D5
TDO	All	A20	D4	C4	E6
TMS	All	D3	D23	D29	B33
TCK	All	A1	C24	D28	E29
DXN	All	W3	AD23	AH27	AK29
DXP	All	V4	AE24	AK29	AJ28

Table 4: Virtex Plastic Ball Grid and Ceramic Column Grid Pin-out Information

Pin Name	Device	BG256	BG352	BG432	BG560/CG560
V _{CCINT} (V _{CCINT} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)	XQV100	C10, D6, D15, F4, F17, L3, L18, R4, R17, U6, U15, V10			
	XQV300		A20, B16, C14, D10, D12, J24, K4, L1, L25, P2, P25, R23, T1, V24, W2, AC10, AE14, AE19, AF11, AF16,	A10, A17, B23, C14, C19, K3, K29, N2, N29, T1, T29, W2, W31, AB2, AB30, AJ10, AJ16, AK13, AK19, AK22	
	XQV600			... + B26, C7, F1, F30, AE29, AF1, AH8, AH24	
	XQV1000				A21, B12, B14, B18, B28, C22, C24, E9, E12, F2, H30, J1, K32, M3, N1, N29, N33, U5, U30, Y2, Y31, AB2, AB32, AD2, AD32, AG3, AG31, AJ13, AK8, AK11, AK17, AK20, AL14, AL22, AL27, AN25
V _{CCO} , Bank 0	All	D7, D8	A17, B25, D19	A21, C29, D21	A22, A26, A30, B19, B32
V _{CCO} , Bank 1	All	D13, D14	A10, D7, D13	A1, A11, D11	A10, A16, B13, C3, E5
V _{CCO} , Bank 2	All	G17, H17	B2, H4, K1	C3, L1, L4	B2, D1, H1, M1, R2
V _{CCO} , Bank 3	All	N17, P17	P4, U1, Y4	AA1, AA4, AJ3	V1, AA2, AD1, AK1, AL2

Table 4: Virtex Plastic Ball Grid and Ceramic Column Grid Pin-out Information

Pin Name	Device	BG256	BG352	BG432	BG560/CG560
V _{CCO} , Bank 4	All	U13, U14	AC8, AE2, AF10	AH11, AL1, AL11	AM2, AM15, AN4, AN8, AN12
V _{CCO} , Bank 5	All	U7, U8	AC14, AC20, AF17	AH21, AJ29, AL21	AL31, AM21, AN18, AN24, AN30
V _{CCO} , Bank 6	All	N4, P4	U26, W23, AE25	AA28, AA31, AL31	W32, AB33, AF33, AK33, AM32
V _{CCO} , Bank 7	All	G4, H4	G23, K26, N23	A31, L28, L31	C32, D33, K33, N32, T33
V _{REF} , Bank 0 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XQV100	A4, A8, B4			
	XQV300		A16, C19, C21, D21	B19, D22, D24, D26	
	XQV600			... + C18, C24	
	XQV1000				A19, D20, D26, D29, E21, E23, E24, E27,
V _{REF} , Bank 1 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XQV100	A17, B12, B15			
	XQV300		B6, C9, C12, D6	A13, B7, C6, C10	
	XQV600			... + B15, D10	
	XQV1000				A6, D7, D10, D11, D13, D16, E7, E15
V _{REF} , Bank 2 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XQV100	C20, F19, J18			
	XQV300		D2, E2, H2, M4	E2, G3, J2, N1	
	XQV600			... + H1, R3	
	XQV1000				B3, G5, H4, K5, L5, N5, P4, R1
V _{REF} , Bank 3 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XQV100	M18, R19, V20			
	XQV300		R4, V4, Y3, AC2	V2, AB4, AD4, AF3	
	XQV600			... + U2, AC3	
	XQV1000				V4, W5, AA4, AD3, AE5, AF1, AH4, AK2

Table 4: Virtex Plastic Ball Grid and Ceramic Column Grid Pin-out Information

Pin Name	Device	BG256	BG352	BG432	BG560/CG560
<p>V_{REF}, Bank 4</p> <p>(V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)</p> <p>Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.</p>	XQV100	V12, W15, Y18			
	XQV300		AC12, AE4, AE5, AE8	AJ7, AL4, AL8, AL13	
	XQV600			... + AK8, AK15	
	XQV1000				AK13, AL7, AL9, AL10, AL16, AM4, AM14, AN3
<p>V_{REF}, Bank 5</p> <p>(V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)</p> <p>Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.</p>	XQV100	V9, W6, Y3			
	XQV300		AC15, AC18, AD20, AE23	AJ18, AJ25, AK23, AK27	
	XQV600			... + AJ17, AL24	
	XQV1000				AJ18, AJ25, AK28, AL20, AL24, AL29, AM26, AN23
<p>V_{REF}, Bank 6</p> <p>(V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)</p> <p>Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.</p>	XQV100	M2, R3, T1			
	XQV300		R24, Y26, AA25, AD26	V28, AB28, AE30, AF28	
	XQV600			... + U28, AC28	
	XQV1000				V29, Y32, AA30, AD31, AE29, AK32, AE31, AH30
<p>V_{REF}, Bank 7</p> <p>(V_{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)</p> <p>Within each bank, if input reference voltage is not required, all V_{REF} pins are general I/O.</p>	XQV100	D1, G3, H1			
	XQV300		D26, E24, G26, L26	F28, F31, J30, N30	
	XQV600			... + J28, R31	
	XQV1000				D31, E31, G31, H32, K31, P31, T31

Table 4: Virtex Plastic Ball Grid and Ceramic Column Grid Pin-out Information

Pin Name	Device	BG256	BG352	BG432	BG560/CG560
GND	All	C3, C18, D4, D5, D9, D10, D11, D12, D16, D17. E4, E17, J4, J17, K4, K17, L4, L17, M4, M9, M10, M17, T4, T17, U4, U5, U9, U10, U11, U12, U16, U17, V3, V18	A1, A2, A5, A8, A14, A19, A22, A25, A26, B1, B26, E1, E26, H1, H26, N1, P26, W1, W26, AB1, AB26, AE1, AE26, AF1, AF2, AF5, AF8, AF13, AF19, AF22, AF25, AF26	A2, A3, A7, A9, A14, A18, A23, A25, A29, A30, B1, B2, B30, B31, C1, C31, D16, G1, G31, J1, J31, P1, P31, T4, T28, V1, V31, AC1, AC31, AE1, AE31, AH16, AJ1, AJ31, AK1, AK2, AK30, AK31, AL2, AL3, AL7, AL9, AL14, AL18 AL23, AL25, AL29, AL30	A1, A7, A12, A14, A18, A20, A24, A29, A32, A33, B1, B6, B9, B15, B23, B27, B31, C2, E1, F32, G2, G33, J32, K1, L2, M33, P1, P33, R32, T1, V33, W2, Y1, Y33, AB1, AC32, AD33, AE2, AG1, AG32, AH2, AJ33, AL32, AM3, AM7, AM11, AM19, AM25, AM28, AM33, AN1, AN2, AN5, AN10, AN14, AN16, AN20, AN22, AN27, AN33
GND*	All	J9, J10, J11, J12, K9, K10, K11, K12, L9, L10, L11, L12, M9, M10, M11, M12			
No Connect					C31, AC2, AK4, AL3

* 16 extra balls (grounded) at package center.

**Ceramic Quad Flat Package (CB228)
Pin-out Information**

Table 5: CQFP Package (CB228)

Function	Pin #
GND	1
TMS	2
IO	3
IO	4
IO_VREF_7	5
IO	6
IO	7
GND	8
OIIO	9
IO	10
IO	11
IO_VREF_7	12
IO	13
GND	14
VCCINT	15
IO	16
IO	17
VCCO	18
IO	19
IO	20
IO_VREF_7	21
IO	22
IO	23
IO	24
IO	25
IO_IRDY	26
GND	27
VCCO	28
IO_TRDY	29
VCCINT	30
IO	31
IO	32
IO	33
IO_VREF_6	34
IO	35
IO	36
VCCO	37
IO	38
OP	39
IO	40
VCCINT	41
GND	42
IO	43
IO_VREF_6	44

Table 5: CQFP Package (CB228)

Function	Pin #
IO	45
IO	46
IO_VREF_6	47
GND	48
IO	49
IO	50
IO_VREF_6	51
IO	52
IO	53
IO	54
M1	55
GND	56
M0	57
VCCO	58
M2	59
IO	60
IO	61
IO	62
IO_VREF_5	63
IO	64
IO	65
GND	66
IO_VREF_5	67
IO	68
IO	69
IO_VREF5	70
IO	71
GND	72
VCCINT	73
IO	74
IO	75
VCCO	76
IO	77
IO	78
IO_VREF_5	79
IO	80
IO	81
IO	82
VCCINT	83
GCK1	84
VCCO	85
GND	86
GCKO	87
IO	89
IO	90
IO	91

Table 5: CQFP Package (CB228)

Function	Pin #
IO_VREF_4	92
IO	93
IO	94
VCCO	95
IO	96
IO	97
IO	98
VCCINT	99
GND	100
IO	101
IO_VREF_4	102
IO	103
IO	104
IO_VREF_4	105
GND	106
IO	107
IO	108
IO_VREF_4	109
IO	110
IO	111
IO	112
GND	113
DONE	114
VCCO	115
PROGRAM	116
IO_INIT	117
IO_D7	118
IO	119
IO_VREF_3	120
IO	121
IO	122
GND	123
IO_VREF_3	124
IO	125
IO	126
IO_VREF_3	127
IO_D6	128
GND	129
VCCINT	130
IO_D5	131
IO	132
VCCO	133
IO	134
IO	135
IO_VREF_3	136
IO_D4	137

Table 5: CQFP Package (CB228)

Function	Pin #
IO	138
IO	139
VCCINT	140
IO_TRDY	141
VCCO	142
GND	143
IO_IRDY	144
IO	145
IO	146
IO	147
IO_D3	148
IO_VREF_2	149
IO	150
IO	151
VCCO	152
IO	153
IO	154
IO_D2	155
VCCINT	156
GND	157
IO_D1	158
IO_VREF_2	159
IO	160
IO	161
IO_VREF_2	162
GND	163
IO	164
IO	165
IO_VREF_2	166
IO	167
IO_DIN_D0	168
IO_DOUT_BUSY	169
CCLK	170
VCCO	171
TDO	172
GND	173
TDI	174
IO_CS	175
IO_WRITE	176
IO	177
IO_VREF_1	178
IO	179
GND	180
IO_VREF_1	181
IO	182
IO	183


Table 5: CQFP Package (CB228)

Function	Pin #
IO_VREF_1	184
IO	185
GND	186
VCCINT	187
IO	188
IO	189
IO	190
VCCO	191
IO	192
IO	193
IO_VREF_1	194
IO	195
IO	196
IO	197
IO	198
GCK2	199
GND	200
VCCO	201
GCK3	202
VCCINT	203
IO	204
IO	205
IO	206
IO_VREF_0	207
IO	208
IO	209
VCCO	210
IO	211
IO	212
IO	213
VCCINT	214

Table 5: CQFP Package (CB228)

Function	Pin #
GND	215
IO	216
IO_VREF_0	217
IO	218
IO	219
IO_VREF_0	220
GND	221
IO	222
IO	223
IO_VREF_0	224
IO	225
IO	226
TCK	227
VCCO	228
GND*	1, 8, 14, 27, 42, 48, 56, 66, 72, 86, 100, 106, 113, 123, 129, 143, 157, 163, 173, 180, 186, 200, 215, 221
VCCINT*	15, 30, 41, 73, 83, 99, 130, 140, 156, 187, 203, 214
VCCO	18, 28, 37, 58, 76, 85, 95, 115, 133, 142, 152, 171, 191, 201, 210, 228

Package Drawing CG560 Ceramic Column Grid



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	1.80	2.00	2.20	2
A ₁	1.55	1.62	1.70	
D/E	42.10	42.50	42.90	
D ₁ /E ₁	40.64 REF.			
e	1.27 BSC			
øb	0.79	0.89	0.99	
ccc	xxx	xxx	0.15	
ddd	xxx	xxx	0.30	
M	33			

- NOTES:
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994
 2. SYMBOL "M" IS THE PIN MATRIX SIZE.
 3. LEAD FINISH: HIGH TEMP. SOLDER Pb(90%)/Sn(10%)


CG560 Ceramic Column Grid Package

Device/Package Combinations and Maximum I/O

Package	Maximum User I/O (Excluding dedicated clock pins.)			
	XQV100	XQV300	XQV600	XQV1000
PQ240	166	166		
HQ240			166	
BG256	180			
BG352		260		
BG432		316	316	
BG560				404
CB228	162	162	162	
CG560				404

Ordering Information

Example: XQV300 -4 CB228 M



- PQ = Plastic Quad Flat Pack
- HQ = High Heat Dissipation QFP (Plastic)
- BG = Plastic Ball Grid Array
- CB = Ceramic Quad Flat Pack
- CG = Ceramic Grid Column Array (Surface Mount)

Revision Control

Date	Version	Description
10/4/99	1.0	Initial document release