




Mentor•Xilinx Design Flow





Xilinx•Mentor Design Guide

Device Architecture Support

FPGA Product Family

Spartan
Virtex
XC4000X

CPLD Product Family

XC9500

Xilinx Contacts and Technical Support

World Wide Web:
<http://www.xilinx.com>

North America 1-800-255-7778 hotline@xilinx.com	France 33 1-3463-0100 frhelp@xilinx.com
United Kingdom 44 1932-820821 ukhelp@xilinx.com	Japan 81 3-3297-9163 jhotline@xilinx.com

Mentor Contacts and Technical Support

World Wide Web:
<http://www.mentor.com>
North America
1-800-547-3000
support@mentor.com

Recommended Settings

```
Setenv MGC_HOME path_to_mentor_software
Setenv XILINX path_to_Xilinx_software
Setenv LCA $Xilinx/mentor/data
Setenv SIMPRIMS $XILINX/mentor/data/
simprims
set path=({XILINX}/bin/platform(sol or hp)\
${XILINX}/mentor/bin/platform\
```

Solaris (additional)

```
setenv LD_LIBRARY_PATH
/user/openwin/lib:$MGC_HOME/shared/
lib:$MGC_HOME/lib:/usr/lib:${XILINX}/bin/sol
setenv LD_BREADTH 1
```

Recommended Settings **Continued**

HP (additional)

```
setenv SHLIB_PATH
$MGC_HOME/shared/lib:$MGC_HOME/lib/usr/
lib:${XILINX}/bin/hp
```

Guide Overview

1 Invoke the Design Manager

`pld_dmgr`

2 Schematic Design Flow

- Use Design Architect (`pld_da`) to create schematic design.
- Run `pld_dve` and generate a Design Viewpoint.
- Use `pld_quicksim` to conduct Functional Simulation.
- Run `pld_men2edif` and generate EDIF netlist.
- Run Xilinx Implementation Tools, perform place, and route and generate timing EDIF file.
- Run `pld_edif2tim` on timing EDN file and perform timing simulation using `pld_quicksim`.

3 HDL Design Flow

- Enter the HDL Design in Renoir, Text Editor or HDL Editor.
- Conduct Functional Simulation using QuickSim Pro (mixed schematic) or ModelSim.
- Run Leonardo Spectrum or 3rd party synthesis tool and generate EDIF netlist.
- Run Xilinx Implementation Tools, perform place and route and generate post-routed VHDL/Verilog and SDF Timing files.
- Conduct Timing Simulation using ModelSim.