Answers Database


C_IP2, V2.1i COREGEN: Virtex Variable Parallel Multiplier module latency does not match the 4K (XC4000) version of the core


Record #7393

Product Family: Software

Product Line: LogiCore

Product Part: Coregen IP Modules

Problem Title:
C_IP2, V2.1i COREGEN: Virtex Variable Parallel Multiplier module latency does not match the
4K (XC4000) version of the core



Problem Description:
Urgency: standard

General Description:
The Virtex Variable Parallel Multiplier shipped in the C_IP2 release
has one clock latency less than the 4K version, even it is generated
with both the Pipelined and Registered Output options enabled.
This is because the inputs of the 4K multipliers in the CORE Generator
(the Parallel Area OptimizedMultipliers) are registered by default, and
there is no option for registering the inputs in the Virtex version of the
module.



Solution 1:

If you are trying to convert a 4K CORE Generator multiplier to a CORE
Generator Variable Parallel Multiplier for Virtex and need to maintain
the same latency, you must explicitly register the inputs of the Variable
Parallel Multiplier in your design.




End of Record #7393 - Last Modified: 08/27/99 19:48

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!