Answers Database


2.1i COREGEN: Missing MIF file for Virtex Single and Dual Port Block RAM modules


Record #7539

Product Family: Software

Product Line: LogiCore

Product Part: Coregen IP Modules

Problem Title:

2.1i COREGEN: Missing MIF file for Virtex Single and Dual Port Block RAM modules


Problem Description:
Urgency: hot

General Description:
The MIF file for the BlockRAM modules in the 2.1i release do not
appear to be generated even when the "Write MIF" checkbox is
selected.


Solution 1:

This is a new problem found in the 2.1i release. The MIF file is
written to the same directory where the coregen.log file is
written.

On PCs: coregen.log and any MIF files are written to $XILINX\coregen\tmp

On Workstations: coregen.log and any MIF files are written to the
directory from which you invoke the CORE Generator.




End of Record #7539 - Last Modified: 12/17/99 19:36

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!