Xilinx Answer #7924 : 2.1i COREGEN, C_IP3, Distributed Memory: Customization GUI does not indicate what legal data width and depth ranges are

Answers Database

2.1i COREGEN, C_IP3, Distributed Memory: Customization GUI does not indicate what legal data width and depth ranges are

Record #7924
Product Family: Software

Product Line: LogiCore

Product Part: Coregen IP Modules

Problem Title:

2.1i COREGEN, C_IP3, Distributed Memory: Customization GUI does not indicate what legal data width and depth ranges are

Problem Description:
Urgency: standard

General Description:
The Distributed Memory customization GUI does not indicate what legal data width and depth ranges are.

Solution 1:

The legal data width and depth values are described in the datasheet for this
module as follows:

width: 1 to 64 bits depth: 16 to 256 in steps of 16 (16, 32, 48, 64, etc.)

End of Record #7924 - Last Modified: 10/22/99 19:29

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!