



300-2908 South Sheridan Way  
 Oakville, ON  
 Canada, L6J 7J8  
 Phone: +1 905 829 8889  
 Fax: +1 905 829 0888  
 E-mail: sales@xentec-inc.com  
 URL: www.xentec-inc.com

## Features

- Supports Virtex, Virtex™-E, and Spartan™-II devices
- X\_DCT\_IDCT supports both DCT and IDCT on an 8x8 block of samples
- DCT and IDCT operations performed at one clock/sample
- DCT input precision 8 bits; output precision 12 bits
- IDCT input precision 12 bits; output precision 8 bits
- Suitable for JPEG, MPEG, H261 designs
- Fully synchronous design
- Test benches provided

AllianceCORE™ Facts	
<b>Core Specifics</b> See Table 1	
<b>Provided with Core</b>	
Documentation	Product Datasheet Programmer's Guide
Design File Formats	EDIF netlist
Constraints File	dctchip.ucf
Verification	Testbench, test vectors
Instantiation Templates	VHDL, Verilog
Reference Designs and Application Notes	None
Additional Items	None
<b>Simulation Tool Used</b>	
ModelSim 5.3b	
<b>Support</b>	
Provided by Xentec, Inc.	

Table 1: Core Implementation Data

Supported Family	Device Tested	CLB Slices		Clock IOBs <sup>1</sup>		IOBs <sup>1</sup>		Performance (MHz)		Xilinx Tools	Special Features
		DCT_IDCT	DCT only	DCT_IDCT	DCT only	DCT_IDCT	DCT only	DCT_IDCT	DCT only		
Spartan-II	2CS100-6	1027	912	1	1	28	25	29	38	M2.1i	Block RAM
Virtex-E	V100E-8	1027	912	1	1	28	25	36	47	M2.1i	Block RAM
Virtex	V100-6	1140	943	1	1	28	25	32	38	M2.1i	Block RAM

Notes:

1. Assuming all core I/Os are routed off-chip




Figure 1: X\_DCT\_IDCT Transform Block Diagram

### Applications

X\_DCT\_IDCT is a typical building block for image processing, printers, desktop video editing, digital still cameras, surveillance systems, and video conferencing cores.

### General Description

X\_DCT\_IDCT can perform the two dimensional Discrete Cosine Transform (DCT) and its inverse (IDCT) on an 8x8 block of samples. The simple, fully synchronous design allows for fast operation while maintaining a low gate count. It offers high performance and many features to meet your multimedia, digital video and digital printing applications.

### Functional Description

This core can perform both Discrete Cosine Transform (DCT) and its inverse (IDCT) on an 8X8 block of samples. The mathematical definition for the DCT and IDCT are shown below.

$$Y_{uv} = \frac{1}{4} C_u C_v \sum_{i=0}^7 \sum_{j=0}^7 X_{ij} \cos\left(\frac{(2i+1)u\pi}{16}\right) \cos\left(\frac{(2j+1)v\pi}{16}\right)$$

$$Y_{uv} + \frac{1}{4} \sum_{u=0}^7 \sum_{v=0}^7 C_u C_v Y_{uv} \cos\left(\frac{(2i+1)u\pi}{16}\right) \cos\left(\frac{(2j+1)v\pi}{16}\right)$$

Where  $C_u = C_v = 1/\sqrt{2}$  for  $u, v=0,$

and  $C_u = C_v = 1$  otherwise.

Input samples are provided to the X port, while transformation results are available from port Y. If we consider a block

of samples as shown below, the input port X accepts rows of samples. This means that input samples are to be provided in the order  $X_{00}, X_{01}, \dots, X_{07},$

$X_{00}$								$X_{07}$
$X_{70}$								$X_{77}$

$X_{10}, \dots, X_{70}, \dots, X_{77}.$  Port Y outputs transformed samples as columns (i.e.  $Y_{00}, Y_{10}, \dots, Y_{70}, Y_{01}, \dots, Y_{07}, \dots, Y_{77}$ ) after a latency period of 64 clock cycles.

Port Y outputs transformed samples as columns (i.e.  $Y_{00}, Y_{10}, \dots, Y_{70}, Y_{01}, \dots, Y_{07}, \dots, Y_{77}$ ) after a latency period of 64 clock cycles.

A clock cycle wide pulse on the START input indicates the very first sample  $X_{00}$  of a series of blocks that need to be transformed.

The idct pin selects the type of transform to be performed on the input samples, DCT or IDCT. This input must be stable from the input sample  $X_{00}$  to at least the output sample  $Y_{77}.$

## Pinout

The pinout of the X\_DCT\_IDCT core has not been fixed to specific FPGA I/O, thereby allowing flexibility with a user's application. Signal names are shown in Figure 1 and described in Table 2.

## Verification Methods

Extensive functional (pre-synthesis) and timing (post-synthesis) simulation has been performed, using the Model Technology ModelSim simulator. Test vectors and the test bench used for design verification are provided with the core.

## Recommended Design Experience

A basic understanding of digital signal processing algorithms and DCT/IDCT is suggested. Users should be familiar with Verilog or VHDL synthesis and simulation and Xilinx design flows as well.

## Ordering Information

The X\_DCT\_IDCT core is provided under license by Xentec for use in Xilinx programmable logic devices. RTL synthesizable source code is also available. Please contact Xentec for information about pricing, terms, and conditions of sale.

Xentec reserves the right to change any specification detailed in this document at any time without notice, and assumes no responsibility for any error in this document.

**Table 2: Core Signal Pinout**

Signal	Signal Direction	Description
EN	Input	Enable
IDCT	Input	IDCT selector: idct=0, DCT operation idct=1, IDCT operation
START	Input	Indicator of the 1st sample in the input block
X[10:0]	Input	Input data
CLK	Input	System clock
RSTN	Input	Asynchronous system reset
READY	Output	Indicator of the 1st sample in the output block
Y[11:0]	Output	Output data

## Related Information

### Xilinx Programmable Logic

For information on Xilinx programmable logic or development system software, contact your local Xilinx sales office, or:

Xilinx, Inc.  
2100 Logic Drive  
San Jose, CA 95124  
Phone: +1 408-559-7778  
Fax: +1 408-559-7114  
URL: [www.xilinx.com](http://www.xilinx.com)

For general Xilinx literature, contact:

Phone: +1 800-231-3386 (inside the US)  
+1 408-879-5017 (outside the US)  
E-mail: [literature@xilinx.com](mailto:literature@xilinx.com)

For AllianceCORE™ specific information, contact:

Phone: +1 408-879-5381  
E-mail: [alliancecore@xilinx.com](mailto:alliancecore@xilinx.com)  
URL: [www.xilinx.com/products/logiccore/alliance/tblpart.htm](http://www.xilinx.com/products/logiccore/alliance/tblpart.htm)