

Designing Large Multiplexers

Introduction

Verilog also provides dedicated four-input multiplexers (see MUXF4 and see MUXF4 per above). These multiplexers combine the four 1-bit outputs of the outputs of other multiplexers. Using the multiplexers MUXF4, MUXF8, MUXF16, MUXF32, and MUXF64 allows to combine 4, 8, 16, 32, and 64 1-bit signals. Specific routing resources are associated with these 4-input multiplexers to generate a fast implementation of any combinational function built upon MUXF4 and MUXF8.

The combination of the 4-bit-based (or 8-bit-based) MUXF4 (or see MUXF4 per above) and other multiplexers function. This section illustrates the implementation of large multiplexers up to 64 bits. Any Verilog designer can implement an 8-multiplexer (or 16-bit implementation of a 4-bit multiplexer) with 27 bits (or implementation of 2-bit multiplexer) for 8-multiplexers (or just one example of wide-input combinational function) using the range of the MUXF4 (or MUXF8) devices. Many other logic functions can be mapped to the MUXF4 and MUXF8 devices.

This section provides generic VHDL and Verilog schematics for implementing multiplexers. These schematics are built from 4-bit-based (or dedicated MUXF4, MUXF8, MUXF16, and MUXF32) multiplexers. To conveniently generate large multiplexers using these dedicated elements, see the CLB Configurator Multiplexer and Bus Multiplexer modes.

For applications like computers, complex development tools, conversion to VHDL or Verilog, these resources offer an optimization.

Verilog-CLB Resources

Bus Multiplexers

Each Verilog also has a MUXF4 to combine the outputs of the 4-bit-based outputs MUXF4. [Figure 3-68](#) illustrates a combinational function with eight 1-bit inputs in one slice.




Figure 3-68: Verilog-CLB resources

Each Verilog-CLB resource includes the generic VHDL implementation of MUXF4, MUXF8, MUXF16, or MUXF32 according to the position of the slice within CLB. These MUXF4s are designed to allow 4-bit-based functions upon the 4-bit bus in multiplexed CLBs.

Figure 2-39 shows the relative positions of the chips in the U.S.



Figure 2-39: Wire Positions in a U.S.

Standard 14 lead SOICs, designed for cost in the region of two to three times the cost of a 14 lead DIP package.

Figure 2-40 illustrates a combination of two packages of 14 inputs in the above 74VHC04, as in the above 74 series.




Figure 2-40: 74VHC04 and 74VHC00 and 74VHC04 in Two Sizes

This document is a **MEMO** designed to outline the proposed new MEMPs. **Figure 3-10** illustrates architectural features of each input for Tables 3-11, 12.




Figure 3-10: LUTs and (MEMP-1, MEMP-2, and MEMP-3) for Base GLB

The two 1000-watt CFLs (see table 1) are connected to each other by way of a busbar. The busbar is shown in **Figure 4.62**. The outputs of two 1000-W CFLs are connected through dedicated cabling, instead of between two adjacent CFLs in a cabinet.




Figure 4.62 WSPN Connecting Two Adjacent Cells

Wide-Input Multiplexers

Both LVT and implementations of multiplexers benefit from the MUXIP and non-MUXIP core implementations as multiplexers. In contrast to [Figure 4-46](#), the MUXIP and non-MUXIP core implementations for multiplexers (for MUXIP and non-MUXIP) are the same. However, implementations for wide-input MUXIP and non-MUXIP core implementations utilize multiplexers.




Figure 4-48. MUXIP and Non-MUXIP Multiplexers

Characteristics

- Implementations have fixed voltage (LVT) and both core (MUXIP)
- Full combinatorial path.

Library Primitives and Submodules

Four library primitives were available in earlier versions of the software. MUXN is available in all versions. In this example, the new [mux2_0_0](#), MUXN1 is available only in later versions.

Table 2-20: MUXN Primitives

Primitive	Size	Control	Input	Output
mux2_0_0	(2), (3), (4), (8)	0	(0, 1)	(2)
mux2_0_1	(2), (4)	0	(0, 1)	(2)
mux2_0_2	(4)	0	(0, 1)	(2)
mux2_0_3	(8)	0	(0, 1)	(2)

In addition to the primitives, the submodules that implement multiplexers from 2 to 16 bits are provided in `muxn` and `muxn1`. Synthesis tools can automatically infer the above primitives (mux2_0_0), mux2_0_1, mux2_0_2, and mux2_0_3 from the submodules described in this section and instantiate all the new MUXN as primitives on optimized results. [Table 2-21](#) lists available submodules.

Table 2-21: Available Submodules

Submodule	Multiplexer	Control	Input	Output
mux2_0_0_0	(2)	mux2_0_0	mux2_0_0_0	mux2_0_0
mux2_0_0_1	(4)	mux2_0_0_0	mux2_0_0_0	mux2_0_0
mux2_0_0_2	(4)	mux2_0_0_0	mux2_0_0_0	mux2_0_0
mux2_0_0_3	(8)	mux2_0_0_0	mux2_0_0_0	mux2_0_0
mux2_0_0_4	(8)	mux2_0_0_0	mux2_0_0_0	mux2_0_0
mux2_0_0_5	(8)	mux2_0_0_0	mux2_0_0_0	mux2_0_0

Port Signals

Data In - DATA_I

This data input provides the data to be selected by the `SELECT_j` signal(s).

Control In - SELECT_j

This select input signal(s) determines the `DATA_j` signal(s) to be connected to the output `DATA_O`. For example, the `mux2_0_1_0` subcomponent with `SELECT_j` has width `selectData_1` bits. [Table 2-22](#) shows the `DATA_j` submodules with `SELECT_j` inputs.

Table 2-22: Submodules Inputs

SELECT_j[0]	DATA_j
(0)	DATA_0[0]
(1)	DATA_0[1]
(2)	DATA_0[2]
(3)	DATA_0[3]

Data Out - DATA_O

This data output provides the data value(s) selected by the control input(s).

Applications

Multiplexers are used in various applications. There are other relatedly systems such as when a “user” statement is used (see the example below). Compromises are also dependent on whether you combine multiplexers or implement a bus. They are based on whether you use and defined MUXes resources of the device CLB.

VHDL and Verilog Instantiation

The processes MUX_{0_1}, MUX_{1_2}, and mux_{2_3} can be instantiated in VHDL or Verilog code to design multiplexer functions.

The submodules MUX_{0_1}, MUX_{1_2}, MUX_{2_3}, and mux_{2_3} can be instantiated in VHDL or Verilog code to implement multiplexers. However, the corresponding submodule must be called with design library information in the code. For example, if a module is using the MUX_{0_1}, MUX_{1_2}, or MUX_{2_3} in the VHDL code or mux_{2_3} in the Verilog code, the Verilog code must be compiled with the design source code. The submodules can be also “test and passed” into the design environment.

VHDL and Verilog Submodules

VHDL and Verilog submodules are available to implement multiplexers up to 64. They illustrate how to design with the MUXes resources. When synthesis using the corresponding MUXes resources, the VHDL or Verilog code is implemented as “user” resources. However, the operation “user” statement is provided in comments and the user’s MUXes are implemented. Please use our synthesis tools support the resources of all of the MUXes. The following examples can be useful guidelines for designing other multiplexer functions.

The following submodules are available:

- MUX_{0_1}, MUX_{1_2} (submodule only)
- MUX_{0_1}, MUX_{1_2}
- MUX_{1_2}, MUX_{2_3}
- MUX_{0_1}, MUX_{2_3}
- MUX_{0_1}, MUX_{2_3}, MUX_{3_4}

The corresponding submodules have to be synthesized with the design.

The submodules MUX_{0_1}, MUX_{1_2}, MUX_{2_3}, VHDL and Verilog are provided as example.

VHDL Template

```

-- Module: mux_0_1_gate
-- Description: MUX_0_1_gate v1.0
--
-- Module: mux_0_1_gate
--
-- Synthesis for Synopsys with options:
--   - program verilator_vhdl
--   - module: mux_0_1_gate
--   - program verilator_verilog
--
-- Synthesis for Synopsys with options:
--   - program verilator_vhdl
--   - module: mux_0_1_gate
--   - program verilator_verilog
--
mux_0_1_gate mux_0_1_gate
    port (
        mux_0_1_in_0_and_mux_0_1_in_1: in std_logic;
        mux_0_1_in_2_and_mux_0_1_in_3: in std_logic;
        mux_0_1_out: out std_logic;
    );

```

```

end test_03_1_2020;

architecture test_03_1_2020_arch of test_03_1_2020 is
-- Synthesis testbenches
component DUT
    port (
    Clk : in std_logic;
    Dst : in std_logic;
    St : in std_logic;
    Stn : out std_logic
    );
end component;

test_bench :
-- Design testbenches
signal test_clk : std_logic;
signal test_dst : std_logic;
-- Run
--
-- If you wish to force signal DUT_St
-- DUT_St <= (0) when test_clk = '0' and
-- Run
--
-- If you wish to force to test signal DUT_St
-- DUT_St <= (0) when test_clk = '0' and
-- Run
--
-- Run test_03_1_2020
-- Run test_bench
-- Run test_bench_arch
end test_03_1_2020;

```



```

        0) 0000 0000 0000 0000 0000 0000);
        0) 0000 0000 0000 0000 0000 0000);
        0) 0000 0000 0000 0000 0000 0000);
        0) 0000 0000 0000 0000 0000 0000);
        0) 0000 0000 0000 0000 0000 0000);
    );
endfunction

```

```
end
```

```
function [count] = count0000_0000_0000_0000
```

```

    count = 0;
    for i = 0:255
        for j = 0:255
            for k = 0:255
                for l = 0:255
                    if (i & j & k & l) == 0
                        count = count + 1;
                    end
                end
            end
        end
    end
endfunction

```

```
function [count] = count0000_0000_0000_0000
```

```

    count = 0;
    for i = 0:255
        for j = 0:255
            for k = 0:255
                for l = 0:255
                    if (i & j & k & l) == 0
                        count = count + 1;
                    end
                end
            end
        end
    end
endfunction

```

```
endfunction count0000_0000_0000_0000
```

```

count0000_0000_0000_0000 = 1;
count0000_0000_0000_0000 = 1;
count0000_0000_0000_0000 = 1;
count0000_0000_0000_0000 = 1;
end

```

```
count0000_0000_0000_0000
```

```
end
```

```
end
```