 |
|
Timing/Constraints: Documentation
To access our full database of Xilinx Solutions, please consult our
Answers Search.
This is the 3.1i Quickstart Guide. The Appendix will contain the
Constraints Guide as well as other material for the interfaces. The
Constraints Guide is the best place for a new user to begin learning about
timing constraints, since it provides a quick overview of the syntax and
purpose of the most common constraints. See "Using Timing Constraints"
below for a more comprehensive discussion of constraints.
This is Chapter 6 of the Development System Reference Guide. This
document describes in full detail the bulk of the Xilinx constraint syntax
and how to apply it. It does not include full descriptions of all Xilinx
constraints. Topics covered include TNMs,Timegroups,Timespecs,
PERIOD, TIG, OFFSET, and thru-points.
This is the Timing Analyzer Reference/User Guide. This document focuses
on using the Timing Analyzer GUI, but it also describes some of the path
tracing behavior and the report format.
This is Chapter 14 of the Development System Reference Guide. This
document describes the "trce" program, as well as all the command line
options that are available. It also describes the report format and the
different types of reports that can be generated.
This is Chapter 12 of the Libraries Guide. This document gives the full
description and complete syntax of all available Xilinx constraints,
including placement constraints. Topics covered include UCF/PCF syntax,
RLOCs and RPMs, and carry logic.
This is a Beta-level document describing the Xilinx Constraints Editor,
a tool used for creating constraints.
|
|
