Xilinx support.xilinx.com  
Xilinx HomeProductsSupportEducationPurchaseContactSearch
TroubleshootHardwareSoftwareLibraryDesignEducationServices
 

Viewlogic Interface - Glossary of Terms

Altran
Aurora
Digital Fusion
EDIF
EDIFNETI
EDIFNETO
EDN
Express
HDL
IEEE

Intelliflow
LM_LICENSE_FILE
LogiBLOX
Powerview
PROcapture
PROflow
Project Manager
PROseries
PROsim
PROwave

SpeedWave
VCS
Verilog
VHDL
ViewDraw
viewdraw.ini
ViewGen/PROgen
ViewSim
ViewSynthesis
ViewTrace

VITAL
VSM
WIR files
WIR2XNF
Workview
Workview Office
XBLOX
XNF
XNF2WIR
XSIMMAKE


Altran

A utility within Workview Office and Powerview used to retarget a schematic to a new device family.

Aurora

The name of ViewSynthesis shipped with Workview Office version 7.4.

Digital Fusion

Viewlogic's Integrated Simulation Environment that allows mixed schematic and HDL designs to be simulated in a single environment. Digital Fusion itegrates ViewSim, SpeedWave, and VCS in one tool.

EDIF

Electronic Design Interchange Format. An industry-standard netlist format.

EDIFNETI

Viewlogic's EDIF netlist reader, translates an EDIF netlist into Viewlogic WIR files.

EDIFNETO

Viewlogic's EDIF netlist writer, translates WIR files into EDIF.

EDN

Viewlogic's EDIF netlist format extension.

Express

Synopsys' FPGA Express is now the synthesis tool shipped with Workview Office 7.4 and beyond. This replaces Aurora synthesis.

HDL

Hardware Description Language. A language which describes circuits in textual code. The two most widely accepted HDLs are VHDL and Verilog.

IEEE

Institute of Electrical and Electronics Engineers.

Intelliflow

A design managment tool within Workview Office that controls design elements, revisions, and implementations. Intelliflow is only sold directly by Viewlogic.

LM_LICENSE_FILE

The environment variable used by Workview Office and Powerview to locate the LICENSE.DAT file.

LogiBLOX

Blocks of Logic Optimized for Xilinx for M1. A GUI-based tool where generic bus-width-independent symbols such as counters, adders, and data registers are used to implement architecture-optimized functions.

Powerview

The Viewlogic toolset for workstations. The current version is 6.0 and is sold by Viewlogic only.

PROcapture

Viewlogic's schematic editor for PROseries.

PROflow

The design flow manager that integrates PROseries with XACTstep 6.0.x.

Project Manager

This Workview Office tool is used to define the project location and libraries. Saving a project in the Project Manager writes a viewdraw.ini file into the project directory.

PROseries

The Viewlogic toolset that was shipped with XACTstep 6.0.x. This is a PC-based toolset from Viewlogic that supported Windows 3.x.

PROsim

Viewlogic's gate-level simulator for PROseries.

PROwave

Viewlogic's waveform viewer for PROseries.

SpeedWave

Viewlogic's VHDL simulator for Workview Office and Powerview.

VCS

Viewlogic's Verilog simulator for Workview Office and Powerview.

Verilog

An industry-standard HDL developed by Cadence Design Systems. Recognizable as a file with a .v extension.

VHDL

VHSIC Hardware Description Language. An industry-standard (IEEE 1076.1) HDL. Recognizable as a file with a .vhd or .vhdl extension.

ViewDraw

Viewlogic's schematic editor for Workview Office and Powerview.

viewdraw.ini

The file that contains library listings and other design settings for Viewlogic schematic projects. This file is modified via PROflow within PROseries, via the Project Manager within Workview Office, and via a text editor for Powerview.

ViewGen/PROgen

A program within the Viewlogic toolset that translates WIR files into a Viewlogic schematic.

ViewSim

Viewlogic's gate-level simulator for Workview Office and Powerview.

ViewSynthesis

Viewlogic's VHDL synthesis tool for Workview Office and Powerview.

ViewTrace

Viewlogic's waveform viewer for Workview Office and Powerview.

VITAL

VHDL Initiative Toward ASIC Libraries. A VHDL-library standard (IEEE 1076.4) that defines standard constructs for simulation modeling, accelerating and improving the performance of VHDL simulators.

VSM

Viewsim Wirelister. Also extension of the file that the Wirelister creates. This file is read into ViewSim for simulation.

WIR files

Viewlogic netlist files built by ViewDraw, PROcapture, or ViewSynthesis.

WIR2XNF

The XACT 5.x/6.0.x netlist translation tool that converts Viewlogic WIR files into Xilinx XNF files.

Workview

This is an obsolte Viewlogic toolset for PCs. It was MS-DOS based an was replaced by Windows-based tools.

Workview Office

The Viewlogic toolset for PCs. The current version is 7.3.1. An OEM verion of this toolset will be included with the M1 software release. All versions of this software support Windows 95 and NT only, with the lone exception of version 7.1.2, which supports Windows 3.11 only.

XBLOX

Blocks of Logic Optimized for Xilinx for XACT 5.x. A schematic-based synthesis tool where generic bus-width-independent symbols such as counters, adders, and data registers are used to implement architecture-optimized functions.

XNF

Xilinx Netlist Format.

XNF2WIR

The XACT 5.x/6.0.x netlist translation tool that converts a Xilinx XNF file into Viewlogic WIR files.

XSIMMAKE

Script used to create simulation schematics and files required for certain XACTstep-Viewlogic flows.


 
  Trademarks and Patents
Legal Information

Privacy Policy
| Home | Products | Support | Education | Purchase | Contact | Search |