Xilinx Logo  
HomeProductsSupportEducationPurchaseContactSearch
DevicesDesign ToolsIntellectual PropertySystem SolutionsLiterature

Home : Products : System Solutions : Xilinx At Work : FIR Filters
Xilinx at Work - FIR Filters

What's New
Success Stories

  DSL Memory
  Smart Cards
  Set-Top Box
  STB - MPEG & CPU Solutions
  STB - HDD
  STB - Glue Logic
  STB - Memory Solutions
  Set-Top Box I/O Control
  STB - Clock Management
  STB - Conditional Access Unit
  Internet Audio
  Payphones
  DSL Modems
  ISDN Modems
  Video Capture/Editing
  FIR Filters
  8-Bit Microcontrollers
  DES/TDES
  DCT/IDCT
  QDR SRAM
  HDLC Controllers
  Reed-Solomon
  64 & 32 bit PCI
  ATM (IMA) Solutions
  Printers
  Low Power

 

Xilinx Solution Summary

An important part of any digital system is the ability to manipulate digital data. Finite Impulse Response filters form an important part many digital systems such as cable modems, high definition television (HDTV), digital cameras, wireless communications, digital telephones, digital special effects, biomedical instrumentation etc. In fact, almost every digital system has some form of a digital filter. Like most Digital Signal Processing (DSP) functions, digital filters are best performed by utilizing a pipelined parallel architecture. The low-cost Spartan-II FPGA provides the ideal architecture to implement high performance digital filters. In fact, implementing FIR filters in the Spartan-II FPGAs provides significantly higher performance than general purpose DSPs.

Spartan-II FIR Filter features include:

  • High-performance finite impulse response (FIR), half-band, Hilbert transform and interpolated filters
  • Highly parameterizable
  • 2-to-256 tap symmetrical impulse response
  • 2-to-128 tap non-symmetrical impulse response
  • 1-to-32 bit input data precision
  • Signed or unsigned input data
  • 1-to-32 bit coefficient precision
  • 1-to-8 channels
  • Coefficient symmetry exploited (symmetric/negative-symmetric) to produce compact implementations
  • Data-flow style core interface and control
  • High performance and density guaranteed through Relational Placed Macro (RPM) mapping and placement technology

 

KanjiFeedbackMy Profile Back to top
   
Legal Information
Privacy Policy
 | Home  | Products  | Support  | Education  | Purchase  | Contact  | Search  | 
 | Devices  | Design Tools  | Intellectual Property  | System Solutions  | Literature  |