

# Using Look-Up Tables as Shift Registers (SRLUTs)

## Introduction

Virtex-II can configure any look-up table (LUT) as a 16-bit shift register without using the flip-flops available in each slice. Shift-in operations are synchronous with the clock, and output length is dynamically selectable. A separate dedicated output allows the cascading of any number of 16-bit shift registers to create whatever size shift register is needed. Each CLB resource can be configured using the 8 LUTs as a 128-bit shift register.

This section provides generic VHDL and Verilog submodules and reference code examples for implementing from 16-bit up to 128-bit shift registers. These submodules are built from 16-bit shift-register primitives and from dedicated MUXF5, MUXF6, MUXF7, and MUXF8 multiplexers.

These shift registers enable the development of efficient designs for applications that require delay or latency compensation. Shift registers are also useful in synchronous FIFO and content-addressable memory (CAM) designs. To quickly generate a Virtex-II shift register without using flip-flops (i.e., using the SRL16 element(s)), use the CORE Generator RAM-based Shift Register module.


## Shift Register Operations

### Data Flow

Each shift register (SRL16 primitive) supports:

- Synchronous shift-in
- Asynchronous 1-bit output when the address is changed dynamically
- Synchronous shift-out when the address is fixed

In addition, cascadable shift registers (SRLC16) support synchronous shift-out output of the last (16th) bit. This output has a dedicated connection to the input of the next SRLC16 inside the CLB resource. Two primitives are illustrated in [Figure 2-55](#).



UG002\_C2\_007\_061400

*Figure 2-55: Shift Register and Cascadable Shift Register*

## Shift Operation



The shift operation is a single clock-edge operation, with an active High clock enable feature. When enable is High, the input (D) is loaded into the first bit of the shift register, and each bit is shifted to the next highest bit position. In a cascadable shift register configuration (such as SRLC16), the last bit is shifted out on the Q15 output.

The bit selected by the 4-bit address appears on the Q output.

## Dynamic Read Operation

The Q output is determined by the 4-bit address. Each time a new address is applied to the 4-input address pins, the new bit position value is available on the Q output after the time delay to access the LUT. This operation is asynchronous and independent of the clock and clock enable signals.

**Figure 2-56** illustrates the shift and dynamic read operations.



Dynamic Length Timing Diagram

UG002\_C2\_011\_061300

**Figure 2-56: Shift- and Dynamic-Length Timing Diagrams**

## Static Read Operation

If the 4-bit address is fixed, the Q output always uses the same bit position. This mode implements any shift register length up 1 to 16 bits in one LUT. Shift register length is  $(N+1)$  where N is the input address.

The Q output changes synchronously with each shift operation. The previous bit is shifted to the next position and appears on the Q output.

## Characteristics

- A shift operation requires one clock edge.
- Dynamic-length read operations are asynchronous (Q output).
- Static-length read operations are synchronous (Q output).
- The data input has a setup-to-clock timing specification.
- In a cascadable configuration, the Q15 output always contains the last bit value.
- The Q15 output changes synchronously after each shift operation.

## Library Primitives and Submodules

Eight library primitives are available that offer optional clock enable (CE), inverted clock ( $\overline{\text{CLK}}$ ) and cascadable output (Q15) combinations.

[Table 2-19](#) lists all of the available primitives for synthesis and simulation.

*Table 2-19: Shift Register Primitives*

Primitive	Length	Control	Address Inputs	Output
SRL16	16 bits	CLK	A3,A2,A1,A0	Q
SRL16E	16 bits	CLK, CE	A3,A2,A1,A0	Q
SRL16_1	16 bits	$\overline{\text{CLK}}$	A3,A2,A1,A0	Q
SRL16E_1	16 bits	$\overline{\text{CLK}}$ , CE	A3,A2,A1,A0	Q
SRLC16	16 bits	CLK	A3,A2,A1,A0	Q, Q15
SRLC16E	16 bits	CLK, CE	A3,A2,A1,A0	Q, Q15
SRLC16_1	16 bits	$\overline{\text{CLK}}$	A3,A2,A1,A0	Q, Q15
SRLC16E_1	16 bits	$\overline{\text{CLK}}$ , CE	A3,A2,A1,A0	Q, Q15

In addition to the 16-bit primitives, three submodules that implement 32-bit, 64-bit, and 128-bit cascadable shift registers are provided in VHDL and Verilog code. [Table 2-20](#) lists available submodules.

*Table 2-20: Shift Register Submodules*

Submodule	Length	Control	Address Inputs	Output
SRLC32E_SUBM	32 bits	CLK, CE	A4,A3,A2,A1,A0	Q, Q31
SRLC64E_SUBM	64 bits	CLK, CE	A5, A4, A3,A2,A1,A0	Q, Q63
SRLC128E_SUBM	128 bits	CLK, CE	A6, A5, A4, A3,A2,A1,A0	Q, Q127

The submodules are based on SRLC16E primitives, which are associated with dedicated multiplexers (MUXF5, MUXF6, and so forth). This implementation allows a fast static- and dynamic-length mode, even for very large shift registers.

[Figure 2-57](#) represents the cascadable shift registers (32-bit and 64-bit) implemented by the submodules in [Table 2-20](#).




Figure 2-57: Shift-Register Submodules (32-bit, 64-bit)

UG002\_C2\_008\_061300

A 128-bit shift register is built on the same scheme and uses MUXF7 (address input A6). All clock enable (CE) and clock (CLK) inputs are connected to one global clock enable and one clock signal per submodule. If a global static- or dynamic-length mode is not required, the SRLC16E primitive can be cascaded without multiplexers.

## Initialization in VHDL and Verilog Code

A shift register can be initialized in VHDL or Verilog code for both synthesis and simulation. For synthesis, the attribute is attached to the 16-bit shift register instantiation and is copied in the EDIF output file to be compiled by Xilinx Alliance Series tools. The VHDL code simulation uses a `generic` parameter to pass the attributes. The Verilog code simulation uses a `defparam` parameter to pass the attributes.

The V2\_SRL16E shift register instantiation code examples (in VHDL and Verilog) illustrate these techniques (see “[VHDL and Verilog Templates](#)” on page 232). V2\_SRL16E.vhd and .v files are not a part of the documentation.

## Port Signals

### Clock - CLK

Either the rising edge or the falling edge of the clock is used for the synchronous shift-in. The data and clock enable input pins have set-up times referenced to the chosen edge of CLK.

### Data In - D

The data input provides new data (one bit) to be shifted into the shift register.

### Clock Enable - CE (optional)

The clock enable pin affects shift functionality. An inactive clock enable pin does not shift data into the shift register and does not write new data. Activating the clock enable allows the data in (D) to be written to the first location and all data to be shifted by one location. When available, new data appears on output pins (Q) and the cascadable output pin (Q15).

### Address - A0, A1, A2, A3

Address inputs select the bit (range 0 to 15) to be read. The  $n^{\text{th}}$  bit is available on the output pin (Q). Address inputs have no effect on the cascadable output pin (Q15), which is always the last bit of the shift register (bit 15).

### Data Out - Q

The data output Q provides the data value (1 bit) selected by the address inputs.

### Data Out - Q15 (optional)

The data output Q15 provides the last bit value of the 16-bit shift register. New data becomes available after each shift-in operation.

### Inverting Control Pins

The two control pins (CLK, CE) have an individual inversion option. The default is the rising clock edge and active High clock enable.

### GSR

The global set/reset (GSR) signal has no impact on shift registers.

## Attributes

### Content Initialization - INIT

The INIT attribute defines the initial shift register contents. The INIT attribute is a hex-encoded bit vector with four digits (0000). The left-most hexadecimal digit is the most significant bit. By default the shift register is initialized with all zeros during the device configuration sequence, but any other configuration value can be specified.

## Location Constraints

Each CLB resource has four slices: S0, S1, S2, and S3. As an example, in the bottom left CLB resource, each slice has the coordinates shown in [Table 2-21](#).

**Table 2-21: Slice Coordinates in the Bottom-Left CLB Resource**

Slice S3	Slice S2	Slice S1	Slice S0
X1Y1	X1Y0	X0Y1	X0Y0


To constrain placement, shift register instances can have LOC properties attached to them. Each 16-bit shift register fits in one LUT.

A 32-bit shift register in static or dynamic address mode fits in one slice (two LUTs and one MUXF5). This shift register can be placed in any slice.

A 64-bit shift register in static or dynamic address mode fits in two slices. These slices are either S0 and S1, or S2 and S3. [Figure 2-58](#) illustrates the position of the four slices in a CLB resource.

The dedicated CLB shift chain runs from the top slice to the bottom slice. The data input pin must either be in slice S1 or in S3. The address selected as the output pin (Q) is the MUXF6 output.

A 128-bit shift register in static or dynamic address mode fits in a four-slice CLB resource. The data input pin has to be in slice S3. The address selected as the output pin (Q) is the MUXF7 output.




UG002\_C2\_009\_120400

**Figure 2-58: Shift Register Placement**

## Fully Synchronous Shift Registers

All shift-register primitives and submodules do not use the register(s) available in the same slice(s). To implement a fully synchronous read and write shift register, output pin Q must be connected to a flip-flop. Both the shift register and the flip-flop share the same clock, as shown in [Figure 2-59](#).




*Figure 2-59: Fully Synchronous Shift Register*

This configuration provides a better timing solution and simplifies the design. Because the flip-flop must be considered to be the last register in the shift-register chain, the static or dynamic address should point to the desired length minus one. If needed, the cascadable output can also be registered in a flip-flop.

# Static-Length Shift Registers

The cascadable 16-bit shift register implements any static length mode shift register without the dedicated multiplexers (MUXF5, MUXF6,...). Figure 2-60 illustrates a 40-bit shift register. Only the last SRLC16E primitive needs to have its address inputs tied to "0111". Alternatively, shift register length can be limited to 39 bits (address tied to "0110") and a flip-flop can be used as the last register. (In an SRLC16E primitive, the shift register length is the address input + 1.)



*Figure 2-60: 40-bit Static-Length Shift Register*

## VHDL and Verilog Instantiation

VHDL and Verilog instantiation templates are available for all primitives and submodules. In VHDL, each template has a component declaration section and an architecture section. Each part of the template should be inserted within the VHDL design file. The port map of the architecture section should include the design signal names.

The ShiftRegister\_C\_x (with x = 16, 32, 64, 128, or 256) templates are cascadable modules and instantiate the corresponding SRLCxE primitive (16) or submodule (32, 64, 128, or 256).

The ShiftRegister\_16 template can be used to instantiate an SRL16 primitive.

## VHDL and Verilog Templates

In template names, the number indicates the number of bits (for example, SHIFT\_SELECT\_16 is the template for the 16-bit shift register) and the "C" extension means the template is cascadable.

The following are templates for primitives:

- SHIFT\_REGISTER\_16
- SHIFT\_REGISTER\_16\_C

The following are templates for submodules:

- SHIFT\_REGISTER\_32\_C (submodule: SRLC32E\_SUBM)
- SHIFT\_REGISTER\_64\_C (submodule: SRLC64E\_SUBM)
- SHIFT\_REGISTER\_128\_C (submodule: SRLC128E\_SUBM)

The corresponding submodules have to be synthesized with the design.

Templates for the SHIFT\_REGISTER\_16\_C module are provided in VHDL and Verilog code as an example.

### VHDL Template:

```
-- Module: SHIFT_REGISTER_C_16
-- Description: VHDL instantiation template
-- CASCADABLE 16-bit shift register with enable (SRLC16E)
-- Device: Virtex-II Family
-----
-- Components Declarations:
--
component SRLC16E
  -- pragma translate_off
  generic (
    -- Shift Register initialization ("0" by default) for functional
    -- simulation:
    INIT : bit_vector := X"0000"
  );
  -- pragma translate_on
  port (
    D : in std_logic;
    CE : in std_logic;
    CLK : in std_logic;
    A0 : in std_logic;
    A1 : in std_logic;
    A2 : in std_logic;
    A3 : in std_logic;
    Q : out std_logic;
    Q15 : out std_logic
  );
end component;
```

```
-- Architecture Section:
--
-- Attributes for Shift Register initialization ("0" by default):
attribute INIT: string;
--
attribute INIT of U_SRLC16E: label is "0000";
--
-- ShiftRegister Instantiation
U_SRLC16E: SRLC16E
    port map (
        D      => , -- insert input signal
        CE     => , -- insert Clock Enable signal (optional)
        CLK    => , -- insert Clock signal
        A0     => , -- insert Address 0 signal
        A1     => , -- insert Address 1 signal
        A2     => , -- insert Address 2 signal
        A3     => , -- insert Address 3 signal
        Q      => , -- insert output signal
        Q15   =>    -- insert cascadable output signal
    );

```

2

### Verilog Template:

```
// Module: SHIFT_REGISTER_16
// Description: Verilog instantiation template
// Cascadable 16-bit Shift Register with Clock Enable (SRLC16E)
// Device: Virtex-II Family
//-----
// Syntax for Synopsys FPGA Express
// synopsys translate_off

defparam

//Shift Register initialization ("0" by default) for functional
simulation:
    U_SRLC16E.INIT = 16'h0000;
// synopsys translate_on

//SelectShiftRegister-II Instantiation
    SRLC16E U_SRLC16E  (.D(),
                        .A0(),
                        .A1(),
                        .A2(),
                        .A3(),
                        .CLK(),
                        .CE(),
                        .Q(),
                        .Q15()
    );
// synthesis attribute declarations
/* synopsys attribute
INIT "0000"
*/
```