

Using DDR for ProASIC3/E Devices

Introduction

The I/Os on the ProASIC3/E device families support Double Data Rate (DDR) mode. In this mode, new data is present on every transition (or clock edge) of the clock signal. This mode doubles the data transfer rate compared with Single Data Rate (SDR) mode where new data is present on one transition (or clock edge) of the clock signal. The ProASIC3/E families have DDR circuitry built into the I/O tiles. I/Os are configured to be DDR Receivers or Transmitters by instantiating the appropriate special macros and buffers (DDR_OUT or DDR_REG) in the RTL design. This application note discusses the options the user can choose to configure the I/Os in this mode and how to instantiate them in the design.

I/O Cell Architecture

The ProASIC3/E families support DDR in the I/O cells in four different modes: Inputs, Outputs, Tristate, and Bidirectional pins. For each mode, different I/O standards are supported with most I/O standards having special sub-options. Refer to [Table 1](#) for a sample of the available I/O options. Additional I/O options can be found in the [ProASIC3 Flash Family FPGAs](#) and [ProASIC3E Flash Family FPGAs](#) datasheets.

Table 1 • DDR I/O Options

DDR Register Type	I/O Type	I/O Standard	Sub-Options	Comments
Receive Register	Input	Normal	None	3.3V TTL (default)
		LVCMOS	Voltage	1.5V, 1.8V, 2.5V, 5V (1.5V default)
			Pull-up	None (default)
		PCI/PCIX	None	
		GTL/GTLP	Voltage	2.5V, 3.3V (3.3V default)
		HSTL	Class	I / II (I default)
		SSTL2/SSTL3	Class	I / II (I default)
		LVPECL	None	
Transmit Register	Output	Normal	None	3.3V TTL (default)
		LVTTL	Output Drive	2, 4, 6, 8, 12, 16, 24, 36, (8 mA default)
			Slew Rate	Low/High (High default)
		LVCMOS	Voltage	1.5V, 1.8V, 2.5V, 5V (1.5V default)
		PCI/PCIX	None	
		GTL/GTLP	Voltage	1.8V, 2.5V, 3.3V (3.3V default)
		HSTL	Class	I / II (I default)
		SSTL2/SSTL3	Class	I / II (I default)
		LVPECL	None	
		LVDS	None	

Table 1 • DDR I/O Options

DDR Register Type	I/O Type	I/O Standard	Sub-Options	Comments
TristateBuffer	LVTTL	Normal	Enable Polarity	Low/High (Low default)
		LVTTL	Output Drive	2, 4, 6, 8, 12, 16, 24, 36 (8 mA Default)
		Slew Rate	Low/High (High default)	
		Enable Polarity	Low/High (Low default)	
		Pull up/down	None (default)	
	LVCMOS	Voltage	1.5V, 1.8V, 2.5V, 5V (1.5V default)	
		Output Drive	2, 4, 6, 8, 12, 16, 24, 36. (8mA default)	
		Slew Rate	Low/High (High default)	
		Enable Polarity	Low/High (Low default)	
		Pull-up/down	None (default)	
	PCI/PCI-X	Enable Polarity	Low/High (Low default)	
	GTL/GTLP	Voltage	1.8V, 2.5V, 3.3V (3.3V default)	
		Enable Polarity	Low/High (Low default)	
	HSTL	Class	I / II (I default)	
		Enable Polarity	Low/High (Low default)	
	SSTL2/SSTL3	Class	I / II (I default)	
		Enable Polarity	Low/High (Low default)	
Bidirectional Buffer	LVTTL	Normal	Enable Polarity	Low/High (Low default)
		LVTTL	Output Drive	2, 4, 6, 8, 12, 16, 24, 36 (8mA default)
		Slew Rate	Low/High (High default)	
		Enable Polarity	Low/High (Low default)	
		Pull-up/down	None (default)	
	LVCMOS	Voltage	1.5V, 1.8V, 2.5V, 5V (1.5V default)	
		Enable Polarity	Low/High (Low default)	
		Pull-up	None (default)	
	PCI/PCIX	None		
		Enable Polarity	Low/High (Low default)	
	GTL/GTLP	Voltage	1.8V, 2.5V, 3.3V (3.3V default)	
		Enable Polarity	Low/High (Low default)	
	HSTL	Class	I / II (I default)	
		Enable Polarity	Low/High (Low default)	
	SSTL2/SSTL3	Class	I / II (I default)	
		Enable Polarity	Low/High (Low default)	

Instantiating DDR Registers

Instantiations

Using ACTgen is the simplest way to generate the appropriate RTL files for use in the design. ACTgen provides the capability to generate all of the DDR I/O cells as described. The user, through the Graphical User Interface (GUI), can select from among the many supported I/O standards. The output formats supported are: Verilog, VHDL, EDIF, or wire (Mentor Graphics) files.

[Figure 2 through Figure 5 on page 9](#) show the I/O cell configured in each of the four modes (input, output, tristate, and bidirectional). For each I/O standard, the I/O pad is buffered by a special primitive that indicates the I/O standard type.




Figure 1 • Example of Using ACTgen to Generate a DDR SSTL2 Class I Input Register




Figure 2 • DDR Input Register (SSTL2 Class I)

The corresponding structural representations as generated by ACTgen are shown below:

Verilog

```
module DDR_InBuf_SSTL2_I (PAD, CLR, CLK, QR, QF) ;  
  
    input PAD, CLR, CLK;  
    output QR, QF;  
  
    wire Y;  
  
    INBUF_SSTL2_I INBUF_SSTL2_I_0_inst (.PAD(PAD), .Y(Y));  
    DDR_REG DDR_REG_0_inst (.D(Y), .CLK(CLK), .CLR(CLR), .QR(QR), .QF(QF));  
  
endmodule
```

VHDL

```
library ieee;  
use ieee.std_logic_1164.all;  
library proasic3e;  
  
entity DDR_InBuf_SSTL2_I is  
    port(PAD, CLR, CLK : in std_logic; QR, QF : out std_logic) ;  
end DDR_InBuf_SSTL2_I;  
  
  
architecture DEF_ARCH of DDR_InBuf_SSTL2_I is  
  
component INBUF_SSTL2_I  
    port(PAD : in std_logic := 'U'; Y : out std_logic) ;  
end component;  
  
component DDR_REG  
    port(D, CLK, CLR : in std_logic := 'U'; QR, QF : out std_logic) ;  
end component;  
  
signal Y : std_logic ;  
  
begin  
  
    INBUF_SSTL2_I_0_inst : INBUF_SSTL2_I  
    port map(PAD => PAD, Y => Y);
```

```

DDR_REG_0_inst : DDR_REG
port map(D => Y, CLK => CLK, CLR => CLR, QR => QR, QF => QF);

end DEF_ARCH;

```




Figure 3 • DDR Output Register (SSTL3 Class I)

Verilog

```

module DDR_OutBuf_SSTL3_I(DataR,DataF,CLR,CLK,PAD);

input DataR, DataF, CLR, CLK;
output PAD;

wire Q, VCC;

VCC VCC_1_net(.Y(VCC));
DDR_OUT DDR_OUT_0_inst(.DR(DataR),.DF(DataF),.CLK(CLK),.CLR(CLR),.Q(Q));
OUTBUF_SSTL3_I OUTBUF_SSTL3_I_0_inst(.D(Q),.PAD(PAD));

endmodule

```

VHDL

```

library ieee;
use ieee.std_logic_1164.all;
library proasic3e;

entity DDR_OutBuf_SSTL3_I is
    port(DataR, DataF, CLR, CLK : in std_logic; PAD : out std_logic) ;
end DDR_OutBuf_SSTL3_I;

architecture DEF_ARCH of DDR_OutBuf_SSTL3_I is

component DDR_OUT
    port(DR, DF, CLK, CLR : in std_logic := 'U'; Q : out std_logic) ;

```

```

end component;

component OUTBUF_SSTL3_I
    port(D : in std_logic := 'U'; PAD : out std_logic) ;
end component;

component VCC
    port( Y : out std_logic);
end component;

signal Q, VCC_1_net : std_logic ;

begin

    VCC_2_net : VCC port map(Y => VCC_1_net);
    DDR_OUT_0_inst : DDR_OUT
        port map(DR => DataR, DF => DataF, CLK => CLK, CLR => CLR, Q => Q);
    OUTBUF_SSTL3_I_0_inst : OUTBUF_SSTL3_I
        port map(D => Q, PAD => PAD);

end DEF_ARCH;

```




Figure 4 • DDR Tristate Output Register, Low Enable, 8 mA, Pull-Up (LVTTL)

Verilog

```

module DDR_TriStateBuf_LVTTL_8mA_HighSlew_LowEnb_PullUp(DataR,
    DataF, CLR, CLK, Trien, PAD);
    input DataR, DataF, CLR, CLK, Trien;
    output PAD;
    wire TrienAux, Q;

```

```
INV Inv_Tri(.A(Trien), .Y(TrienAux));  
DDR_OUT DDR_OUT_0_inst(.DR(DataR), .DF(DataF), .CLK(CLK), .CLR(CLR), .Q(Q));  
TRIBUFF_F_8U TRIBUFF_F_8U_0_inst(.D(Q), .E(TrienAux), .PAD(PAD));  
  
endmodule
```

VHDL

```
library ieee;
use ieee.std_logic_1164.all;
library proasic3e;

entity DDR_TriStateBuf_LVTTL_8mA_HighSlew_LowEnb_PullUp is
    port(DataR, DataF, CLR, CLK, Trien : in std_logic;  PAD : out std_logic) ;
end DDR_TriStateBuf_LVTTL_8mA_HighSlew_LowEnb_PullUp;

architecture DEF_ARCH of
    DDR_TriStateBuf_LVTTL_8mA_HighSlew_LowEnb_PullUp is

component INV
    port(A : in std_logic := 'U'; Y : out std_logic) ;
end component;

component DDR_OUT
    port(DR, DF, CLK, CLR : in std_logic := 'U'; Q : out std_logic) ;
end component;

component TRIBUFF_F_8U
    port(D, E : in std_logic := 'U'; PAD : out std_logic) ;
end component;

signal TrienAux, Q : std_logic ;

begin

    Inv_Tri : INV
    port map(A => Trien, Y => TrienAux);

    DDR_OUT_0_inst : DDR_OUT
    port map(DR => DataR, DF => DataF, CLK => CLK, CLR => CLR, Q => Q);

    TRIBUFF_F_8U_0_inst : TRIBUFF_F_8U
    port map(D => Q, E => TrienAux, PAD => PAD);

end DEF_ARCH;
```




Figure 5 • DDR Bidirectional Buffer, Low Output Enable (HSTL Class 2)

Verilog

```

module DDR_BiDir_HSTL_I_LowEnb(DataR,DataF,CLR,CLK,Trien,QR,QF,PAD);

input DataR, DataF, CLR, CLK, Trien;
output QR, QF;
inout PAD;

wire TrienAux, D, Q;

INV Inv_Tri(.A(Trien), .Y(TrienAux));
DDR_OUT DDR_OUT_0_inst(.DR(DataR),.DF(DataF),.CLK(CLK),.CLR(CLR),.Q(Q));
DDR_REG DDR_REG_0_inst(.D(D),.CLK(CLK),.CLR(CLR),.QR(QR),.QF(QF));
BIBUF_HSTL_I BIBUF_HSTL_I_0_inst(.PAD(PAD),.D(Q),.E(TrienAux),.Y(D));

endmodule

```

VHDL

```
library ieee;
use ieee.std_logic_1164.all;
library proasic3e;

entity DDR_BiDir_HSTL_I_LowEnb is
    port(DataR, DataF, CLR, CLK, Trien : in std_logic;
          QR, QF : out std_logic;  PAD : inout std_logic) ;
end DDR_BiDir_HSTL_I_LowEnb;

architecture DEF_ARCH of  DDR_BiDir_HSTL_I_LowEnb is

component INV
    port(A : in std_logic := 'U'; Y : out std_logic) ;
end component;

component DDR_OUT
    port(DR, DF, CLK, CLR : in std_logic := 'U'; Q : out std_logic) ;
end component;

component DDR_REG
    port(D, CLK, CLR : in std_logic := 'U'; QR, QF : out std_logic) ;
end component;

component BIBUF_HSTL_I
    port(PAD : inout std_logic := 'U'; D, E : in std_logic := 'U';
          Y : out std_logic) ;
end component;

signal TrienAux, D, Q : std_logic ;

begin

    Inv_Tri : INV
    port map(A => Trien, Y => TrienAux);

    DDR_OUT_0_inst : DDR_OUT
    port map(DR => DataR, DF => DataF, CLK => CLK, CLR => CLR, Q => Q);

    DDR_REG_0_inst : DDR_REG
    port map(D => D, CLK => CLK, CLR => CLR, QR => QR, QF => QF);

    BIBUF_HSTL_I_0_inst : BIBUF_HSTL_I
```

```

port map(PAD => PAD, D => Q, E => TrienAux, Y => D);

end DEF_ARCH;

```

Design Example

Figure 6 shows a simple example of a design using both DDR input and DDR output registers.




Figure 6 • Design Example

Verilog

```

module Inbuf_ddr(PAD, CLR, CLK, QR, QF);
  input PAD, CLR, CLK;
  output QR, QF;
  wire Y;
  DDR_REG DDR_REG_0_inst(.D(Y), .CLK(CLK), .CLR(CLR), .QR(QR), .QF(QF));
  INBUF INBUF_0_inst(.PAD(PAD), .Y(Y));
endmodule

module Outbuf_ddr(DataR, DataF, CLR, CLK, PAD);
  input DataR, DataF, CLR, CLK;
  output PAD;
  wire Q, VCC;
  VCC VCC_1_net(.Y(VCC));
  DDR_OUT DDR_OUT_0_inst(.DR(DataR), .DF(DataF), .CLK(CLK), .CLR(CLR), .Q(Q));
  OUTBUF OUTBUF_0_inst(.D(Q), .PAD(PAD));
endmodule

module ddr_test(DIN, CLK, CLR, DOUT);
  input DIN, CLK, CLR;
  output DOUT;
  Inbuf_ddr Inbuf_ddr (.PAD(DIN), .CLR(clr), .CLK(clk), .QR(qr), .QF(qf));
  Outbuf_ddr Outbuf_ddr (.DataR(qr), .DataF(qf), .CLR(clr), .CLK(clk), .PAD(DOUT));
endmodule

```

Using DDR for ProASIC3/E Devices

```
INBUF      INBUF_CLR    (.PAD(CLK), .Y(clk));  
INBUF      INBUF_CLK    (.PAD(CLK), .Y(clr));  
  
endmodule
```




Figure 7 • DDR Test Design as Seen by NetlistViewer




Figure 8 • DDR Input/Output Cells as Seen by ChipPlanner

Simulation Consideration

Actel DDR simulation models use inertial delay modeling by default (versus transport delay modeling). As such, pulses that are shorter than the actual gate delays should be avoided as they will not be seen by the simulator and may be an issue in post-routed simulations (Refer to the Actel application note [Implementing DDR Transmit in Axcelerator](#) for further information). The user needs to be aware of the default delay modeling and to set the correct delay model in the simulator as needed.

Conclusion

The ProASIC3/E families of devices support a wide range of DDR applications with different I/O standards and include built-in DDR macros. The powerful capabilities provided by ACTgen and its GUI can simplify the process of including DDR macros in designs and minimize design errors. Additional considerations should be taken into account by the designer in design floorplaning and placement of I/O flip-flops to minimize datapath skew and to help improve system timing margins. Other system-related issues to consider include PLL and clock partitioning.

Related Documents

Datasheets

[ProASIC3 Datasheet](#)

[ProASIC3E Datasheet](#)

[Application Notes](#)

[Implementing DDR Transmit in Axcelerator](#)

http://www.actel.com/documents/AX_DDR_AN.pdf

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court
Mountain View, CA
94043-4655 USA

Phone 650.318.4200
Fax 650.318.4600

Actel Europe Ltd.

Dunlop House, Riverside Way
Camberley, Surrey GU15 3YL
United Kingdom

Phone +44 (0) 1276 401 450
Fax +44 (0) 1276 401 490

Actel Japan

www.jp.actel.com

EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan

Phone +81.03.3445.7671
Fax +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn

Suite 2114, Two Pacific Place
88 Queensway, Admiralty
Hong Kong

Phone +852 2185 6460
Fax +852 2185 6488