

Using Single-Ended SelectI/O Resources

Summary

The Virtex-II FPGA series includes a highly configurable, high-performance single-ended SelectI/O resource that supports a wide variety of I/O standards. The SelectI/O resource includes a robust set of features, including programmable control of output drive strength, slew rate, and input delay and hold time. Taking advantage of the flexibility of SelectI/O features and the design considerations described in this document can improve and simplify system-level design.

Introduction

As FPGAs continue to grow in size and capacity, the larger and more complex systems designed for them demand an increased variety of I/O standards. Furthermore, as system clock speeds continue to increase, the need for high-performance I/O becomes more important. Chip-to-chip delays have an increasingly substantial impact on overall system speed. The task of achieving the desired system performance is becoming more difficult with the proliferation of low-voltage I/O standards. SelectI/O resolves this potential problem by providing a highly configurable, high-performance alternative to I/O resources used in more conventional programmable devices.

Virtex-II SelectI/O blocks can support up to 19 single-ended I/O standards. Supporting such a variety of I/O standards allows support for a wide variety of applications.

Each Input/Output Block (IOB) includes six registers, two each from the input, output, and 3-state signals within the IOB. These registers are optionally configured as either a D-type flip-flop or as a level-sensitive latch. The purpose of having six registers is to allow designers to design double-data-rate (DDR) logic in the I/O blocks. Each pair of the flip-flop (FF) has different clocks so that the flip-flops can be driven by two clocks with a 180-degree phase shift to achieve DDR. All I/O flip-flops still share the same reset/preset line.

The input buffer has an optional delay element used to guarantee a zero hold time requirement for input signals registered within the IOB.

Virtex-II SelectI/O features also provide dedicated resources for input reference voltage (V_{REF}) and input output source voltage (V_{CCO}), along with a convenient banking system that simplifies board design. Virtex-II inputs and outputs are powered from V_{CCO} . Differential amplifier inputs, such as GTL and SSTL, are powered from V_{REF} .

Fundamentals

Modern bus applications, pioneered by the largest and most influential components in the digital electronics industry, are commonly introduced with a new I/O standard tailored specifically to the needs of that application. The bus I/O standards provide specifications to other vendors who create products designed to interface with these applications. Each standard often has its own specifications for current, voltage, I/O buffering, and termination techniques.

The ability to provide the flexibility and time-to-market advantages of programmable logic is increasingly dependent on the capability of the programmable logic device to support an ever increasing variety of I/O standards.

SelectI/O resources feature highly configurable input and output buffers that provide support for a wide variety of I/O standards. An input buffer can be configured as either a simple buffer or as a differential amplifier input. An output buffer can be configured as either a Push-Pull output or as an Open Drain output. [Table 2-29](#) illustrates all of the

supported single-ended I/O standards in Virtex-II devices. Each buffer type can support a variety of current and voltage requirements.

Table 2-29: Supported Single-Ended I/O Standards

| I/O Standard | Input Reference Voltage (V_{REF}) | Input Source Voltage (V_{CCO}) | Output Source Voltage (V_{CCO}) | Board Termination Voltage (V_{TT}) |
|--------------|---------------------------------------|------------------------------------|-------------------------------------|--|
| LVTTL | N/A | 3.3 | 3.3 | N/A |
| LVCMOS15 | N/A | 1.5 | 1.5 | N/A |
| LVCMOS18 | N/A | 1.8 | 1.8 | N/A |
| LVCMOS25 | N/A | 2.5 | 2.5 | N/A |
| LVCMOS33 | N/A | 3.3 | 3.3 | N/A |
| PCI33_3 | N/A | 3.3 | 3.3 | N/A |
| PCI66_3 | N/A | 3.3 | 3.3 | N/A |
| PCIX | N/A | 3.3 | 3.3 | N/A |
| GTL | 0.80 | N/A | N/A | 1.2 |
| GTL+ | 1.0 | N/A | N/A | 1.5 |
| HSTL_I | 0.75 | N/A | 1.5 | 0.75 |
| HSTL_II | 0.75 | N/A | 1.5 | 0.75 |
| HSTL_III | 0.9 | N/A | 1.5 | 1.5 |
| HSTL_IV | 0.9 | N/A | 1.5 | 1.5 |
| SSTL3_I | 1.5 | N/A | 3.3 | 1.5 |
| SSTL3_II | 1.5 | N/A | 3.3 | 1.5 |
| SSTL2_I | 1.25 | N/A | 2.5 | 1.25 |
| SSTL2_II | 1.25 | N/A | 2.5 | 1.25 |
| AGP-2X | 1.32 | N/A | 3.3 | N/A |

Overview of Supported I/O Standards

This section provides a brief overview of I/O standards supported by all Virtex-II devices. While most I/O standards specify a range of allowed voltages, this document records typical voltage values only. Detailed information on each specification can be found on the Electronic Industry Alliance JEDEC website at:

<http://www.jedec.org>

LVTTL - Low-Voltage TTL

The low-voltage TTL, or LVTTL, standard is a general purpose EIA/JESDSA standard for 3.3 V applications that use an LVTTL input buffer and a Push-Pull output buffer. This standard requires a 3.3 V input and output source voltage (V_{CCO}), but does not require the use of a reference voltage (V_{REF}) or a termination voltage (V_{TT}).

LVCMOS33 - 3.3 Volt Low-Voltage CMOS

This standard is an extension of the LVCMOS standard (JESD 8.-5). It is used in general purpose 3.3 V applications. The standard requires a 3.3 V input/output source voltage (V_{CCO}), but does not require the use of a reference voltage (V_{REF}) or a termination voltage (V_{TT}).

LVCMOS25 - 2.5 Volt Low-Voltage CMOS

This standard is an extension of the LVCMOS standard (JESD 8.-5). It is used in general purpose 2.5 volts or lower applications. This standard requires a 2.5 V input /output

source voltage (V_{CCO}), but does not require the use of a reference voltage (V_{REF}) or a board termination voltage (V_{TT}).

LVCMS18 - 1.8 Volt Low-Voltage CMOS

This standard is an extension of the LVCMS standard. It is used in general purpose 1.8 V applications. The use of a reference voltage (V_{REF}) or board termination voltage (V_{TT}) is not required.

LVCMS15 - 1.5 Volt Low-Voltage CMOS

This standard is an extension of the LVCMS standard. It is used in general purpose 1.5 V applications. The use of a reference voltage (V_{REF}) or a board termination voltage (V_{TT}) is not required.

PCI - Peripheral Component Interface

The PCI standard specifies support for 33 MHz, 66 MHz and 133 MHz PCI bus applications. It uses a LVTTL input buffer and a Push-Pull output buffer. This standard does not require the use of a reference voltage (V_{REF}) or a board termination voltage (V_{TT}), however, it does require 3.3 V input output source voltage (V_{CCO}).

GTL -Gunning Transceiver Logic Terminated

The GTL standard is a high-speed bus standard (JESD8.3) invented by Xerox. Xilinx has implemented the terminated variation for this standard. This standard requires a differential amplifier input buffer and a open Drain output buffer.

GTL+ - Gunning Transceiver Logic Plus

The Gunning Transceiver Logic Plus, or GTL+ standard is a high-speed bus standard (JESD8.3) first used by the Pentium Pro Processor.

HSTL - High-speed Transceiver Logic

The high-speed Transceiver Logic, or HSTL standard is a general purpose high-speed, 1.5V bus standard sponsored by IBM (EIA/JESD8-6). This standard has four variations or classes. Virtex-II SelectI/O supports all four Classes. This standard requires a Differential Amplifier input buffer and a Push-pull output buffer.

SSTL3 - Stub Series Terminated Logic for 3.3V

The Stub Series Terminated Logic for 3.3V, or SSTL3 standard is a general purpose 3.3V memory bus standard also sponsored by Hitachi and IBM (JESD8-8). This standard has two classes, I and II. Virtex-II SelectI/O supports both classes for the SSTL3 standard. This standard requires a Differential Amplifier input buffer and a Push-Pull output buffer.

SSTL2 - Stub Series Terminated Logic for 2.5V

The Stub Series Terminated Logic for 2.5V, or SSTL2 standard is a general purpose 2.5V memory bus standard also sponsored by Hitachi and IBM (JESD8-8). This standard has two classes, I and II. Virtex-II SelectI/O supports both classes for the SSTL2 standard. This standard requires a Differential Amplifier input buffer and a Push-Pull output buffer.

AGP-2X - Advanced Graphics Port

The Intel AGP standard is a 3.3V Advanced Graphics Port-2X bus standard used with the Pentium II processor for graphic applications. This standard requires a Push-Pull output buffer and a Differential Amplifier input buffer.

Library Symbols

The Xilinx library includes an extensive list of symbols designed to provide support for the variety of SelectI/O features. Most of these symbols represent variations of the five generic SelectI/O symbols.

- IBUF (input buffer)
- IBUFG (clock input buffer)
- OBUF (output buffer)
- OBUFT (3-state output buffer)
- IOBUF (input/output buffer)

IBUF

Signals used as inputs to a Virtex-II device must source an input buffer (IBUF) via an external input port. The generic Virtex-II IBUF symbol is shown in [Figure 2-75](#). The extension to the base name defines which I/O standard the IBUF uses. The assumed standard is LVTTL when the generic IBUF has no specified extension.

2




Figure 2-75: Input Buffer (IBUF) Symbols

[Table 2-30](#) details variations of the IBUF symbol for single-ended Virtex-II I/O standards:

Table 2-30: Variations of the IBUF Symbol

| | |
|---------------|---------------|
| IBUF | IBUF_HSTL_III |
| IBUF_LVCMOS15 | IBUF_HSTL_IV |
| IBUF_LVCMOS18 | IBUF_SSTL2_I |
| IBUF_LVCMOS25 | IBUF_SSTL2_II |
| IBUF_LVCMOS33 | IBUF_SSTL3_I |
| IBUF_APG | IBUF_SSTL3_II |
| IBUF_GTL | IBUF_PCI33_3 |
| IBUF_GTLP | IBUF_PCI66_3 |
| IBUF_HSTL_I | IBUF_PCIX |
| IBUF_HSTL_II | IBUF_AG |

When the IBUF symbol supports an I/O standard that requires a differential amplifier input, the IBUF is automatically configured as a differential amplifier input buffer. The low-voltage I/O standards with a differential amplifier input require an external reference voltage input V_{REF} .

The voltage reference signal is “banked” within the Virtex-II device on a half-edge basis, such that for all packages there are eight independent V_{REF} banks internally. For a representation of the Virtex-II I/O banks, see [Figure 2-77](#). Within each bank approximately one of every six I/O pins is automatically configured as a V_{REF} input. After placing a differential amplifier input signal within a given V_{REF} bank, the same external source must drive all I/O pins configured as a V_{REF} input.

IBUF placement restrictions require that any differential amplifier input signals within a bank be of the same standard. How to specify a specific location for the IBUF via the LOC property is described below. [Table 2-31](#) summarizes compatibility requirements of Virtex-II input standards.

An optional delay element in the input data path is associated with each IBUF. When the IBUF drives a flip-flop within the IOB, the delay element is activated by default to ensure a zero hold-time requirement at the device input pin. The IOBDELAY = NONE property overrides this default, thus reducing the input set-up time, but risking a hold-time requirement.

When the IBUF does not drive a flip-flop within the IOB, the delay element is deactivated by default to provide a shorter input set-up time. To delay the input signal, activate the delay element with the IOBDELAY = BOTH property.




Figure 2-76: Virtex-II I/O Banks: Top View for Flip-Chip Packages (FF & BF)




Figure 2-77: Virtex-II I/O Banks: Top View for Wire-Bond Packages (CS, FG, & BG)


Table 2-31: Xilinx Input Standard Compatibility Requirements

| | |
|--------|--|
| Rule 1 | Standards with the same V_{CCO} , and V_{REF} can be placed within the same bank. |
| Rule 2 | Standards that don't require a V_{REF} can be placed within the same bank with the standards that have the same V_{CCO} values |

Each bank has its own V_{CCO} and V_{REF} voltage. Details on compatible input standards for each V_{CCO} / V_{REF} voltage combination are available in the [Virtex-II Data Sheet](#).

OBUF

An OBUF must drive outputs through an external output port. [Figure 2-78](#) shows the generic output buffer (OBUF) symbol.



[Figure 2-78: Virtex-II Output Buffer \(OBUF\) Symbol](#)

The extension to the base name defines which I/O standard the OBUF uses. With no extension specified for the generic OBUF symbol, the assumed standard is slew rate limited LVTTL with 12mA drive strength.

The LVTTL and LVCMOS OBUFs can additionally support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients, when switching non-critical signals.

LVTTL and LVCMOS output buffers have selectable drive strengths. The format for these OBUF symbol names is as follows:

`OBUF_<slew_rate>_<drive_strength>`

`<slew_rate>` is either F (fast) or S (slow) and `<drive_strength>` is specified in milliamperes. For LVTTL, LVCMOS25, and LVCMOS33, the supported drive strengths are 2, 4, 6, 8, 12, 16, and 24. For LVCMOS15, and LVCMOS18, the supported drive strengths are 2, 4, 6, 8, 12, and 16.

[Table 2-32](#) details variations of the OBUF symbol.

[Table 2-32: Variations of the OBUF Symbol](#)

| | | |
|-------------------|--------------------|--------------------|
| OBUF | OBUF_LVCMOS18_S_2 | OBUF_LVCMOS33_S_4 |
| OBUF_S_2 | OBUF_LVCMOS18_S_4 | OBUF_LVCMOS33_S_6 |
| OBUF_S_4 | OBUF_LVCMOS18_S_6 | OBUF_LVCMOS33_S_8 |
| OBUF_S_6 | OBUF_LVCMOS18_S_8 | OBUF_LVCMOS33_S_12 |
| OBUF_S_8 | OBUF_LVCMOS18_S_12 | OBUF_LVCMOS33_S_16 |
| OBUF_S_12 | OBUF_LVCMOS18_S_16 | OBUF_LVCMOS33_S_24 |
| OBUF_S_16 | OBUF_LVCMOS18_F_2 | OBUF_LVCMOS33_F_2 |
| OBUF_S_24 | OBUF_LVCMOS18_F_4 | OBUF_LVCMOS33_F_4 |
| OBUF_F_2 | OBUF_LVCMOS18_F_6 | OBUF_LVCMOS33_F_6 |
| OBUF_F_4 | OBUF_LVCMOS18_F_8 | OBUF_LVCMOS33_F_8 |
| OBUF_F_6 | OBUF_LVCMOS18_F_12 | OBUF_LVCMOS33_F_12 |
| OBUF_F_8 | OBUF_LVCMOS18_F_16 | OBUF_LVCMOS33_F_16 |
| OBUF_F_12 | OBUF_LVCMOS25 | OBUF_LVCMOS33_F_24 |
| OBUF_F_16 | OBUF_LVCMOS25_S_2 | OBUF_PCI33_3 |
| OBUF_F_24 | OBUF_LVCMOS25_S_4 | OBUF_PCI66-3 |
| OBUF_LVCMOS15 | OBUF_LVCMOS25_S_6 | OBUF_PCIX |
| OBUF_LVCMOS15_S_2 | OBUF_LVCMOS25_S_8 | OBUF_GTL |
| OBUF_LVCMOS15_S_4 | OBUF_LVCMOS25_S_12 | OBUF_GTLP |
| OBUF_LVCMOS15_S_6 | OBUF_LVCMOS25_S_16 | OBUF_HSTL_I |

Table 2-32: Variations of the OBUF Symbol (Continued)

| | | |
|--------------------|--------------------|---------------|
| OBUF_LVCMOS15_S_8 | OBUF_LVCMOS25_S_24 | OBUF_HSTL_II |
| OBUF_LVCMOS15_S_12 | OBUF_LVCMOS25_F_2 | OBUF_HSTL_III |
| OBUF_LVCMOS15_S_16 | OBUF_LVCMOS25_F_4 | OBUF_HSTL_IV |
| OBUF_LVCMOS15_F_2 | OBUF_LVCMOS25_F_6 | OBUF_SSTL3_I |
| OBUF_LVCMOS15_F_4 | OBUF_LVCMOS25_F_8 | OBUF_SSTL3_II |
| OBUF_LVCMOS15_F_6 | OBUF_LVCMOS25_F_12 | OBUF_SSTL2_I |
| OBUF_LVCMOS15_F_8 | OBUF_LVCMOS25_F_16 | OBUF_SSTL2_II |
| OBUF_LVCMOS15_F_12 | OBUF_LVCMOS25_F_24 | OBUF_AGP |
| OBUF_LVCMOS15_F_16 | OBUF_LVCMOS33 | |
| OBUF_LVCMOS18 | OBUF_LVCMOS33_S_2 | |

OBUF placement restrictions require that within a given V_{CCO} bank each OBUF share the same output source drive voltage. Input buffers with the same V_{CCO} and output buffers that do not require V_{CCO} can be placed within any V_{CCO} bank. **Table 2-33** summarizes Virtex-II output compatibility requirements. The LOC property can specify a location for the OBUF.

Table 2-33: Output Standards Compatibility Requirements

| | |
|--------|--|
| Rule 1 | Only outputs with standards which share compatible V_{CCO} can be used within the same bank. |
| Rule 2 | There are no placement restrictions for outputs with standards that do not require a V_{CCO} |

Each bank has its own V_{CCO} voltage. Details on compatible output standards for each V_{CCO} voltage combination are available in the [Virtex-II Data Sheet](#).

OBUFT

The generic 3-state output buffer OBUFT, shown in [Figure 2-79](#), typically implements 3-state outputs or bidirectional I/O.




Figure 2-79: 3-State Output Buffer Symbol (OBUFT)

The extension to the base name defines which I/O standard OBUFT uses. With no extension specified for the generic OBUFT symbol, the assumed standard is slew rate limited LVTTL with 12mA drive strength.

The LVTTL and LVCMOS OBUFTs additionally can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients, when switching non-critical signals.

LVTTL and LVCMOS 3-state buffers have selectable drive strengths. The format for these OBUFT symbol names is as follows:

OBUFT_<slew_rate>_<drive_strength>

<slew_rate> is either F(fast) or S(slow) and <drive_strength> is specified in milliamperes. For LVTTL, LVCMOS25, and LVCMOS33, the supported drive strengths are 2, 4, 6, 8, 12, 16, and 24. For LVCMOS15 and LVCMOS18, the supported drive strengths are 2, 4, 6, 8, 12, and 16.

Table 2-34 details variations of the OBUFT symbol.

Table 2-34: Variations of the OBUFT Symbol

| | | |
|---------------------|---------------------|---------------------|
| OBUFT | OBUFT_LVCMOS18_S_2 | OBUFT_LVCMOS33_S_4 |
| OBUFT_S_2 | OBUFT_LVCMOS18_S_4 | OBUFT_LVCMOS33_S_6 |
| OBUFT_S_4 | OBUFT_LVCMOS18_S_6 | OBUFT_LVCMOS33_S_8 |
| OBUFT_S_6 | OBUFT_LVCMOS18_S_8 | OBUFT_LVCMOS33_S_12 |
| OBUFT_S_8 | OBUFT_LVCMOS18_S_12 | OBUFT_LVCMOS33_S_16 |
| OBUFT_S_12 | OBUFT_LVCMOS18_S_16 | OBUFT_LVCMOS33_S_24 |
| OBUFT_S_16 | OBUFT_LVCMOS18_F_2 | OBUFT_LVCMOS33_F_2 |
| OBUFT_S_24 | OBUFT_LVCMOS18_F_4 | OBUFT_LVCMOS33_F_4 |
| OBUFT_F_2 | OBUFT_LVCMOS18_F_6 | OBUFT_LVCMOS33_F_6 |
| OBUFT_F_4 | OBUFT_LVCMOS18_F_8 | OBUFT_LVCMOS33_F_8 |
| OBUFT_F_6 | OBUFT_LVCMOS18F_12 | OBUFT_LVCMOS33_F_12 |
| OBUFT_F_8 | OBUFT_LVCMOS18_F_16 | OBUFT_LVCMOS33_F_16 |
| OBUFT_F_12 | OBUFT_LVCMOS25 | OBUFT_LVCMOS33_F_24 |
| OBUFT_F_16 | OBUFT_LVCMOS25_S_2 | OBUFT_PCI33_3 |
| OBUFT_F_24 | OBUFT_LVCMOS25_S_4 | OBUFT_PCI66-3 |
| OBUFT_LVCMOS15 | OBUFT_LVCMOS25_S_6 | OBUFT_PCIX |
| OBUFT_LVCMOS15_S_2 | OBUFT_LVCMOS25_S_8 | OBUFT_GTL |
| OBUFT_LVCMOS15_S_4 | OBUFT_LVCMOS25_S_12 | OBUFT_GTLP |
| OBUFT_LVCMOS15_S_6 | OBUFT_LVCMOS25_S_16 | OBUFT_HSTL_I |
| OBUFT_LVCMOS15_S_8 | OBUFT_LVCMOS25_S_24 | OBUFT_HSTL_II |
| OBUFT_LVCMOS15_S_12 | OBUFT_LVCMOS25_F_2 | OBUFT_HSTL_III |
| OBUFT_LVCMOS15_S_16 | OBUFT_LVCMOS25_F_4 | OBUFT_HSTL_IV |
| OBUFT_LVCMOS15_F_2 | OBUFT_LVCMOS25_F_6 | OBUFT_SSTL3_I |
| OBUFT_LVCMOS15_F_4 | OBUFT_LVCMOS25_F_8 | OBUFT_SSTL3_II |
| OBUFT_LVCMOS15_F_6 | OBUFT_LVCMOS25_F_12 | OBUFT_SSTL2_I |
| OBUFT_LVCMOS15_F_8 | OBUFT_LVCMOS25_F_16 | OBUFT_SSTL2_II |
| OBUFT_LVCMOS15_F_12 | OBUFT_LVCMOS25_F_24 | OBUFT_AGP |
| OBUFT_LVCMOS15_F_16 | OBUFT_LVCMOS33 | |
| OBUFT_LVCMOS18 | OBUFT_LVCMOS33_S_2 | |

2

OBUFT placement restrictions require that within a given V_{CCO} bank each OBUFT share the same output source drive voltage. Input buffers with the same V_{CCO} and output buffers that do not require V_{CCO} can be placed within any V_{CCO} bank. The LOC property can specify a location for the OBUFT.

3-state output buffers and bidirectional buffers can have either a weak pull-up resistor, a weak pull-down resistor, or a weak “keeper” circuit. Control this feature by adding the appropriate symbol to the output net of the OBUFT (PULLUP, PULLDOWN, or KEEPER).

The weak “keeper” circuit requires the input buffer within the IOB to sample the I/O signal. Thus, OBUFTs programmed for an I/O standard that requires a V_{REF} have

automatic placement of a V_{REF} in the bank with an OBUFT configured with a weak “keeper” typically implement a bidirectional I/O. In this case, the IBUF (and the corresponding V_{REF}) are placed explicitly.

IOBUF

Use the IOBUF symbol for bidirectional signals that require both an input buffer and a 3-state output buffer with an active High 3-state pin. [Figure 2-80](#) shows the generic input/output IOBUF buffer.




Figure 2-80: Input/Output Buffer Symbol (IOBUF)

The extension to the base name defines which I/O standard the IOBUF uses. With no extension specified for the generic IOBUF symbol, the assumed standard is LVTTL input buffer and slew rate limited LVTTL with 12mA drive strength for the output buffer.

The LVTTL and LVCMOS IOBUFs can additionally support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients, when switching non-critical signals.

LVTTL and LVCMOS output buffers have selectable drive strengths. The format for these OBUF symbol names is as follows:

`OBUF_<slew_rate>_<drive_strength>`

<slew_rate> is either F (fast) or S (slow) and <drive_strength> is specified in milliamperes. For LVTTL, LVCMOS25 and LVCMOS33, the supported drive strengths are 2, 4, 6, 8, 12, 16, and 24. For LVCMOS15, and LVCMOS18, the supported drive strengths are 2, 4, 6, 8, 12, and 16. [Table 2-35](#) details variations of the IOBUF symbol.

Table 2-35: Variations of the IOBUF Symbol

| | | |
|------------|---------------------|---------------------|
| IOBUF | IOBUF_LVCMOS18_S_2 | IOBUF_LVCMOS33_S_4 |
| IOBUF_S_2 | IOBUF_LVCMOS18_S_4 | IOBUF_LVCMOS33_S_6 |
| IOBUF_S_4 | IOBUF_LVCMOS18_S_6 | IOBUF_LVCMOS33_S_8 |
| IOBUF_S_6 | IOBUF_LVCMOS18_S_8 | IOBUF_LVCMOS33_S_12 |
| IOBUF_S_8 | IOBUF_LVCMOS18_S_12 | IOBUF_LVCMOS33_S_16 |
| IOBUF_S_12 | IOBUF_LVCMOS18_S_16 | IOBUF_LVCMOS33_S_24 |
| IOBUF_S_16 | IOBUF_LVCMOS18_F_2 | IOBUF_LVCMOS33_F_2 |
| IOBUF_S_24 | IOBUF_LVCMOS18_F_4 | IOBUF_LVCMOS33_F_4 |
| IOBUF_F_2 | IOBUF_LVCMOS18_F_6 | IOBUF_LVCMOS33_F_6 |
| IOBUF_F_4 | IOBUF_LVCMOS18_F_8 | IOBUF_LVCMOS33_F_8 |
| IOBUF_F_6 | IOBUF_LVCMOS18F_12 | IOBUF_LVCMOS33_F_12 |
| IOBUF_F_8 | IOBUF_LVCMOS18_F_16 | IOBUF_LVCMOS33_F_16 |

Table 2-35: Variations of the IOBUF Symbol (Continued)

| | | |
|---------------------|---------------------|---------------------|
| IOBUF_F_12 | IOBUF_LVCMOS25 | IOBUF_LVCMOS33_F_24 |
| IOBUF_F_16 | IOBUF_LVCMOS25_S_2 | IOBUF_PCI33_3 |
| IOBUF_F_24 | IOBUF_LVCMOS25_S_4 | IOBUF_PCI66-3 |
| IOBUF_LVCMOS15 | IOBUF_LVCMOS25_S_6 | IOBUF_PCIX |
| IOBUF_LVCMOS15_S_2 | IOBUF_LVCMOS25_S_8 | IOBUF_GTL |
| IOBUF_LVCMOS15_S_4 | IOBUF_LVCMOS25_S_12 | IOBUF_GTLP |
| IOBUF_LVCMOS15_S_6 | IOBUF_LVCMOS25_S_16 | IOBUF_HSTL_I |
| IOBUF_LVCMOS15_S_8 | IOBUF_LVCMOS25_S_24 | IOBUF_HSTL_II |
| IOBUF_LVCMOS15_S_12 | IOBUF_LVCMOS25_F_2 | IOBUF_HSTL_III |
| IOBUF_LVCMOS15_S_16 | IOBUF_LVCMOS25_F_4 | IOBUF_HSTL_IV |
| IOBUF_LVCMOS15_F_2 | IOBUF_LVCMOS25_F_6 | IOBUF_SSTL3_I |
| IOBUF_LVCMOS15_F_4 | IOBUF_LVCMOS25_F_8 | IOBUF_SSTL3_II |
| IOBUF_LVCMOS15_F_6 | IOBUF_LVCMOS25_F_12 | IOBUF_SSTL2_I |
| IOBUF_LVCMOS15_F_8 | IOBUF_LVCMOS25_F_16 | IOBUF_SSTL2_II |
| IOBUF_LVCMOS15_F_12 | IOBUF_LVCMOS25_F_24 | IOBUF_AGP |
| IOBUF_LVCMOS15_F_16 | IOBUF_LVCMOS33 | |
| IOBUF_LVCMOS18 | IOBUF_LVCMOS33_S_2 | |

When the IOBUF symbol supports an I/O standard that requires a differential amplifier input, IOBUF is automatically configured as a differential amplifier input buffer. Low-voltage I/O standards with a differential amplifier input require an external reference voltage input V_{REF} .

The voltage reference signal is “banked” within the Virtex-II device on a half-edge basis, such that for all packages there are eight independent V_{REF} banks internally. For a representation of the Virtex-II I/O banks, see [Figure 2-77](#). Within each bank approximately one of every twelve I/O pins is automatically configured as a V_{REF} input. After placing a differential amplifier input signal within a given V_{REF} bank, the same external source must drive all I/O pins configured as a V_{REF} input.

IOBUF placement restrictions require any differential amplifier input signals within a bank be of the same standard.

Additional restrictions on Virtex-II SelectI/O IOBUF placement require that within a given V_{CCO} bank each IOBUF share the same output source drive voltage. Input buffers with the same V_{CCO} and output buffers that do not require V_{CCO} can be placed within any V_{CCO} bank. The LOC property can specify a location for the OBUF.

An optional delay element is associated with the input path in each IOBUF. When the IOBUF drives an input flip-flop within the IOB, the delay element is activated by default to ensure the zero hold-time requirement. Override this default with the IOBDELAY = NONE property.

In the case when the IOBUF does not drive an input flip-flop within the IOB, the delay element is deactivated by default to provide higher performance. To delay the input signal, deactivate the delay element with the IOBDELAY = BOTH property.

3-state output buffers and bidirectional buffers can have a weak pull-up resistor, a weak pull-down resistor, or a weak “keeper” circuit. Control this feature by adding the appropriate symbol to the output net of the IOBUF (PULLUP, PULLDOWN, or KEEPER).

SelectI/O Properties

Access to some SelectI/O features (for example, location constraints, input delay, output drive strength, and slew rate) is available through properties associated with these features.

Input Delay Properties

An optional delay element is associated with the input path in each IBUF. When the IBUF drives an input flip-flop within the IOB, the delay element activates by default to ensure the zero hold-time requirement. Override this default with the IOBDELAY = NONE property.

In the case when the IBUF does not drive an input flip-flop within the IOB, the delay element is deactivated by default to provide higher performance. To delay the input signal, activate the delay element with the IOBDELAY = BOTH property.

IOB Flip-Flop/Latch Properties

The Virtex-II series I/O block (IOB) includes two optional registers on the input path, two optional registers on the output path, and two optional registers on the 3-state control pin. The design implementation software automatically takes advantage of these registers when the following option for the MAP program is specified.

```
Map -pr b <filename>
```

Alternatively, the IOB = TRUE property can be placed on a register to force the mapper to place the register in an IOB.

The two registers for each path makes designing double-data-rate (DDR) logic much simpler. Each pair of the registers has separate clock inputs, which can be driven by either the positive edge or the negative edge of the clock. Users can use both edges of the clocks to clock data in and out from the IOB. For details on DDR, see ["Using Double-Data-Rate \(DDR\) I/O" on page 303](#).

Location Constraints

Specify the location of each SelectI/O symbol with the location constraint LOC attached to the SelectI/O symbol. The external port identifier indicates the value of the location constrain. The format of the port identifier depends on the package chosen for the specified design.

The LOC properties use the following form:

- LOC=A42;
- LOC=P37;

Output Slew Rate Property

As mentioned above, a variety of symbol names provide the option of choosing the desired slew rate for the output buffers. In the case of the LVTTL or LVCMOS output buffers (OBUF, OBUFT, and IOBUF), slew rate control can be alternatively programmed with the SLEW = property. By the default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals. The SLEW = property has one of the two following values:

- SLEW = SLOW
- SLEW = FAST

Output Drive Strength Property

The desired output drive strength can be additionally specified by choosing the appropriate library symbol. The Xilinx library also provides an alternative method for specifying this feature. For the LVTTL, and LVCMOS output buffers (OBUF, OBUFT, and

IOBUF), the desired drive strength can be specified with the DRIVE = property. This property could have one of the following values:

- DRIVE = 2
- DRIVE = 4
- DRIVE = 6
- DRIVE = 8
- DRIVE = 12
- DRIVE = 16
- DRIVE = 24

Design Considerations

Reference Voltage (V_{REF}) Pins

Low-voltage I/O standards with a differential amplifier input buffer require an input reference voltage (V_{REF}). Provide the V_{REF} as an external signal to the device.

The voltage reference signal is “banked” within the Virtex-II device on a half-edge basis such that for all packages there are eight independent V_{REF} banks internally. See [Figure 2-77](#) for a representation of the Virtex-II I/O banks. Within each bank approximately one of every twelve I/O pins is automatically configured as a V_{REF} input. After placing a differential amplifier input signal within a given V_{REF} bank, the same external source must drive all I/O pins configured as a V_{REF} input.

Within each V_{REF} bank, any input buffers that require a V_{REF} signal must be of the same type. Output buffers that have the same V_{CCO} values as the input buffers can be placed within the same V_{REF} bank.

Output Drive Source Voltage (V_{CCO}) Pins

Many of the low-voltage I/O standards supported by SelectI/O devices require a different output drive source voltage (V_{CCO}). As a result each device can often have to support multiple output drive source voltages.

Output buffers within a given V_{CCO} bank must share the same output drive source voltage. Input buffers for LVTTL, LVCMOS15, LVCMOS18, LVCMOS25, LVCMOS33, PCI33_3, PCI66_3, PCIX use the V_{CCO} voltage for input V_{CCO} voltage.

Transmission Line Effects

The delay of an electrical signal along a wire is dominated by the rise and fall times when the signal travels a short distance. Transmission line delays vary with inductance and capacitance. But a well-designed board can experience delays of approximately 180ps per inch. Transmission line effects, or reflections, typically start at 1.5" for fast (1.5ns) rise and fall times. Poor (or non-existent) termination or changes in the transmission line impedance cause these reflections and can cause additional delay in longer traces. As a system speeds continue to increase, the effect of I/O delays can become a limiting factor and therefore transmission line termination becomes increasingly more important.

Termination Techniques

A variety of termination techniques reduce the impact of transmission line effects.


The following are output termination techniques:

- None
- Series
- Parallel (Shunt)
- Series and Parallel (Series-Shunt)

The following are input termination techniques:

- None
- Parallel (Shunt)

These termination techniques can be applied in any combination. A generic example of each combination of termination methods appears in [Figure 2-81](#).



x133_07_111699

Figure 2-81: Overview of Standard Input and Output Termination Methods

Simultaneous Switching Guidelines

Ground bounce can occur with high-speed digital I_{CS} when multiple outputs change states simultaneously, causing undesired transient behavior on an output or in the internal logic. This problem is also referred to as the Simultaneous Switching Output (SSO) problem.

Ground bounce is primarily due to current changes in the combined inductance of ground pins, bond wires, and group metallization. The IC internal ground level deviates from the external system ground level for a short duration (a few nanoseconds) after multiple outputs change state simultaneously.

Ground bounce affects stable low outputs and all inputs because they interpret the incoming signal by comparing it to the internal ground. If the ground bounce amplitude exceeds the actual instantaneous noise margin, then a non-changing input can be interpreted as a short pulse with a polarity opposite to the ground bounce. [Table 2-36](#) provides the guidelines for the maximum number of simultaneously switching outputs allowed per output power/ground pair to avoid the effects of ground bounce. Refer to [Table 2-37](#) for the number of effective output power/ground pairs for each Virtex-II device and package combination.

Table 2-36: Guidelines for Max Number of Simultaneously Switching Outputs per Power/Ground Pair

| Standard | Package | | | |
|-----------------------------|-------------|----|-----------|-----------|
| | FG,BG,FF,BF | CS | XC2V40-FG | XC2V40-CS |
| LVTTL2_slow | 68 | 51 | 51 | 34 |
| LVTTL4_slow | 41 | 31 | 31 | 21 |
| LVTTL6_slow | 29 | 22 | 22 | 15 |
| LVTTL8_slow | 22 | 17 | 17 | 11 |
| LVTTL12_slow | 15 | 11 | 11 | 8 |
| LVTTL16_slow | 11 | 8 | 8 | 6 |
| LVTTL24_slow | 7 | 5 | 5 | 4 |
| LVTTL2_fast | 40 | 30 | 30 | 20 |
| LVTTL4_fast | 24 | 18 | 18 | 12 |
| LVTTL6_fast | 17 | 13 | 13 | 9 |
| LVTTL8_fast | 13 | 10 | 10 | 7 |
| LVTTL12_fast | 10 | 8 | 8 | 5 |
| LVTTL16_fast | 8 | 6 | 6 | 4 |
| LVTTL24_fast | 5 | 4 | 4 | 3 |
| LVDCI_15 50 Ω impedance | 10 | 8 | 8 | 5 |
| LVDCI_DV2_15 25 Ω impedance | 5 | 4 | 4 | 3 |
| LVCMOS15_2_slow | 51 | 38 | 38 | 26 |
| LVCMOS15_4_slow | 31 | 23 | 23 | 16 |
| LVCMOS15_6_slow | 22 | 17 | 17 | 11 |
| LVCMOS15_8_slow | 17 | 13 | 13 | 9 |
| LVCMOS15_12_slow | 11 | 8 | 8 | 6 |
| LVCMOS15_16_slow | 8 | 6 | 6 | 4 |
| LVCMOS15_2_fast | 30 | 23 | 23 | 15 |
| LVCMOS15_4_fast | 18 | 14 | 14 | 9 |
| LVCMOS15_6_fast | 13 | 10 | 10 | 7 |
| LVCMOS15_8_fast | 10 | 8 | 8 | 5 |
| LVCMOS15_12_fast | 8 | 6 | 6 | 4 |
| LVCMOS15_16_fast | 6 | 5 | 5 | 3 |
| LVDCI_18 50 Ω impedance | 11 | 8 | 8 | 6 |
| LVDCI_DV2_18 25 Ω impedance | 6 | 4 | 4 | 3 |
| LVCMOS18_2_slow | 58 | 44 | 44 | 29 |
| LVCMOS18_4_slow | 35 | 26 | 26 | 18 |

Table 2-36: Guidelines for Max Number of Simultaneously Switching Outputs per Power/Ground Pair (Continued)

| Standard | Package | | | |
|-----------------------------|-------------|----|-----------|-----------|
| | FG,BG,FF,BF | CS | XC2V40-FG | XC2V40-CS |
| LVCMOS18_6_slow | 25 | 19 | 19 | 13 |
| LVCMOS18_8_slow | 19 | 14 | 14 | 10 |
| LVCMOS18_12_slow | 13 | 10 | 10 | 7 |
| LVCMOS18_16_slow | 10 | 8 | 8 | 5 |
| LVCMOS18_2_fast | 34 | 26 | 26 | 17 |
| LVCMOS18_4_fast | 20 | 15 | 15 | 10 |
| LVCMOS18_6_fast | 15 | 11 | 11 | 8 |
| LVCMOS18_8_fast | 11 | 8 | 8 | 6 |
| LVCMOS18_12_fast | 9 | 7 | 7 | 5 |
| LVCMOS18_16_fast | 7 | 5 | 5 | 4 |
| LVDCI_25 50 Ω impedance | 13 | 10 | 10 | 7 |
| LVDCI_DV2_25 25 Ω impedance | 7 | 5 | 5 | 3 |
| LVCMOS25_2_slow | 68 | 51 | 51 | 34 |
| LVCMOS25_4_slow | 41 | 31 | 31 | 21 |
| LVCMOS25_6_slow | 29 | 22 | 22 | 15 |
| LVCMOS25_8_slow | 22 | 17 | 17 | 11 |
| LVCMOS25_12_slow | 15 | 11 | 11 | 8 |
| LVCMOS25_16_slow | 11 | 8 | 8 | 6 |
| LVCMOS25_24_slow | 7 | 5 | 5 | 4 |
| LVCMOS25_2_fast | 40 | 30 | 30 | 20 |
| LVCMOS25_4_fast | 24 | 18 | 18 | 12 |
| LVCMOS25_6_fast | 17 | 13 | 13 | 9 |
| LVCMOS25_8_fast | 13 | 10 | 10 | 7 |
| LVCMOS25_12_fast | 10 | 8 | 8 | 5 |
| LVCMOS25_16_fast | 8 | 6 | 6 | 4 |
| LVCMOS25_24_fast | 5 | 4 | 4 | 2 |
| LVDCI_33 50 Ω impedance | 13 | 10 | 10 | 7 |
| LVDCI_DV2_33 25 Ω impedance | 7 | 5 | 5 | 3 |
| LVCMOS33_2_slow | 68 | 51 | 51 | 34 |
| LVCMOS33_4_slow | 41 | 31 | 31 | 21 |
| LVCMOS33_6_slow | 29 | 22 | 22 | 15 |
| LVCMOS33_8_slow | 22 | 17 | 17 | 11 |

Table 2-36: Guidelines for Max Number of Simultaneously Switching Outputs per Power/Ground Pair (Continued)

| Standard | Package | | | |
|------------------|--------------------|-----------|------------------|------------------|
| | FG,BG,FF,BF | CS | XC2V40-FG | XC2V40-CS |
| LVCMOS33_12_slow | 15 | 11 | 11 | 8 |
| LVCMOS33_16_slow | 11 | 8 | 8 | 6 |
| LVCMOS33_24_slow | 7 | 5 | 5 | 4 |
| LVCMOS33_2_fast | 40 | 30 | 30 | 20 |
| LVCMOS33_4_fast | 24 | 18 | 18 | 12 |
| LVCMOS33_6_fast | 17 | 13 | 13 | 9 |
| LVCMOS33_8_fast | 13 | 10 | 10 | 7 |
| LVCMOS33_12_fast | 10 | 8 | 8 | 5 |
| LVCMOS33_16_fast | 8 | 6 | 6 | 4 |
| LVCMOS33_24_fast | 5 | 4 | 4 | 2 |
| PCI33/66/X | 8 | 6 | 6 | 4 |
| GTL | 4 | 3 | 3 | 2 |
| GTL_DCI | 3 | 2 | 2 | 1 |
| GTL+ | 4 | 3 | 3 | 2 |
| GTL+_DCI | 3 | 2 | 2 | 1 |
| HSTLI | 20 | 15 | 15 | 10 |
| HSTLI_DCI | 20 | 15 | 15 | 10 |
| HSTLII | 10 | 8 | 8 | 5 |
| HSTLII_DCI | 7 | 5 | 5 | 4 |
| HSTLIII | 8 | 6 | 6 | 4 |
| HSTLIII_DCI | 8 | 6 | 6 | 4 |
| HSTLIV | 4 | 3 | 3 | 2 |
| HSTLIV_DCI | 4 | 3 | 3 | 2 |
| SSTL2I | 15 | 11 | 11 | 8 |
| SSTL2I_DCI | 15 | 11 | 11 | 8 |
| SSTL2II | 10 | 8 | 8 | 5 |
| SSTL2II_DCI | 5 | 4 | 4 | 3 |
| SSTL3I | 12 | 9 | 9 | 6 |
| SSTL3I_DCI | 12 | 9 | 9 | 6 |
| SSTL3II | 8 | 6 | 6 | 4 |
| SSTL3II_DCI | 4 | 3 | 3 | 2 |
| AGP | 9 | 7 | 7 | 5 |

Table 2-37: Virtex-II Equivalent Power/Ground Pairs per Bank

| Package | XC2V Device | | | | | | | | | | | |
|---------------------|-------------|----|-----|-----|------|------|------|------|------|------|------|-------|
| | 40 | 80 | 250 | 500 | 1000 | 1500 | 2000 | 3000 | 4000 | 6000 | 8000 | 10000 |
| CS144 ¹ | 1 | 1 | 1 | | | | | | | | | |
| FG256 ¹ | 1 | 2 | 3 | 3 | 3 | | | | | | | |
| FG456 ¹ | | | 3 | 4 | 5 | | | | | | | |
| FG676 ¹ | | | | | | 6 | 7 | 7 | | | | |
| BG575 ¹ | | | | | 5 | 6 | 6 | | | | | |
| BG728 ¹ | | | | | | | 7 | 8 | | | | |
| FF896 ² | | | | | 7 | 8 | 10 | | | | | |
| FF1152 ² | | | | | | | | 11 | 13 | 13 | 13 | 13 |
| FF1517 ² | | | | | | | | | 14 | 17 | 17 | 17 |
| BF957 ² | | | | | | | 10 | 10 | 10 | 11 | 11 | 11 |

Notes:

1. Wire-bond only.
2. Flip-chip only.

Application Example

Creating a design with the SelectI/O feature requires either assignment of the IOSTANDARD attribute in the constraint file or instantiation of the desired library symbol within the design code.

To enter the IOSTANDARD attribute in the constraint file (UCF file), the following syntax can be used:

```
NET <pad net name> IOSTANDARD=<the name of the standard>
```

For example, to enter PCIX standard, use

```
NET <pad net name> IOSTANDARD=PCIX;
```

To instantiate a library symbol in the HDL code, use the proper input or output buffer name, and follow the standard syntax of instantiation.

For example, to instantiate a GTL input buffer in VHDL, the following syntax can be used:

```
GTL_buffer : IBUF_GTL port map (I=>data_in, O=>data_gtl_in);
```

At the board level, designers need to know the termination techniques required for each I/O standard.

This section describes some common application examples illustrating the termination techniques recommended by each of the single-ended standard supported by the SelectI/O features.

Termination Example

Circuit examples involving typical termination techniques for each of the SelectI/O standards follow. For a full range of accepted values for the DC voltage specifications for each standard, refer to the table associated with each figure.

The resistors used in each termination technique example and the transmission lines depicted represent board level components and are not meant to represent components on the device.

GTL

A sample circuit illustrating a valid termination technique for GTL is shown in [Figure 2-82](#).




Figure 2-82: GTL Terminated

[Table 2-38](#) lists DC voltage specifications.

Table 2-38: GTL Voltage Specifications

| Parameter | Min | Typ | Max |
|------------------------------------|------|------|------|
| V_{CCO} | - | N/A | - |
| $V_{REF} = N \times V_{TT}$ | 0.74 | 0.8 | 0.86 |
| V_{TT} | 1.14 | 1.2 | 1.26 |
| $V_{IH} \geq V_{REF} + 0.05$ | 0.79 | 0.85 | - |
| $V_{IL} \leq V_{REF} - 0.05$ | - | 0.75 | 0.81 |
| V_{OH} | - | - | - |
| V_{OL} | - | 0.2 | 0.4 |
| I_{OH} at V_{OH} (mA) | - | - | - |
| I_{OL} at V_{OL} (mA) at 0.4 V | 32 | - | - |
| I_{OL} at V_{OL} (mA) at 0.2 V | - | - | 40 |

Notes:

1. N must be greater than or equal to 0.653 and less than or equal to 0.68.

GTL +

[Figure 2-83](#) shows a sample circuit illustrating a valid termination technique for GTL+.




Figure 2-83: GTL+ Terminated

Table 2-39 lists DC voltage specifications.

Table 2-39: GTL+ Voltage Specifications

| Parameter | Min | Typ | Max |
|-----------------------------------|------|------|------|
| V_{CCO} | - | - | - |
| $V_{REF} = N \times V_{TT}^1$ | 0.88 | 1.0 | 1.12 |
| V_{TT} | 1.35 | 1.5 | 1.65 |
| $V_{IH} \geq V_{REF} + 0.1$ | 0.98 | 1.1 | - |
| $V_{IL} \leq V_{REF} - 0.1$ | - | 0.9 | 1.02 |
| V_{OH} | - | - | - |
| V_{OL} | 0.3 | 0.45 | 0.6 |
| I_{OH} at V_{OH} (mA) | - | - | - |
| I_{OL} at V_{OL} (mA) at 0.6V | 36 | - | - |
| I_{OL} at V_{OL} (mA) at 0.3V | - | - | 48 |

Notes:

1. N must be greater than or equal to 0.653 and less than or equal to 0.68.

HSTL Class I

Figure 2-88 shows a sample circuit illustrating a valid termination technique for HSTL_I.

HSTL Class I




Figure 2-84: Terminated HSTL Class I

Table 2-44 lists DC voltage specifications.


Table 2-40: HSTL Class I Voltage Specification

| Parameter | MIN | TYP | MAX |
|---------------------------|-----------------|----------------------|-----------------|
| V_{CCO} | 1.40 | 1.50 | 1.60 |
| V_{REF} | 0.68 | 0.75 | 0.90 |
| V_{TT} | - | $V_{CCO} \times 0.5$ | - |
| V_{IH} | $V_{REF} + 0.1$ | - | - |
| V_{IL} | - | - | $V_{REF} - 0.1$ |
| V_{OH} | $V_{CCO} - 0.4$ | - | - |
| V_{OL} | - | - | 0.4 |
| I_{OH} at V_{OH} (mA) | -8 | - | - |
| I_{OL} at V_{OL} (mA) | 8 | - | - |

HSTL Class II

Figure 2-89 shows a sample circuit illustrating a valid termination technique for HSTL_II.

HSTL Class II



UG002_C2_013_080300

Figure 2-85: Terminated HSTL Class II

Table 2-45 lists DC voltage specifications.

Table 2-41: HSTL Class II Voltage Specification

2

| Parameter | MIN | TYP | MAX |
|---|------------------------|------------------------|------------------------|
| V _{CCO} | 1.40 | 1.50 | 1.60 |
| V _{REF} ⁽¹⁾ | - | 0.75 | - |
| V _{TT} | - | V _{CCO} × 0.5 | - |
| V _{IH} | V _{REF} + 0.1 | - | - |
| V _{IL} | - | - | V _{REF} - 0.1 |
| V _{OH} | V _{CCO} - 0.4 | - | - |
| V _{OL} | - | - | 0.4 |
| I _{OH} at V _{OH} (mA) | -16 | - | - |
| I _{OL} at V _{OL} (mA) | 16 | - | - |


Notes:

1. Per EIA/JESD8-6, "The value of V_{REF} is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

HSTL Class III

Figure 2-90 shows a sample circuit illustrating a valid termination technique for HSTL_III.

HSTL Class III



x133_11_111699

Figure 2-86: Terminated HSTL Class III

Table 2-46 lists DC voltage specifications.

Table 2-42: HSTL Class III Voltage Specification

| Parameter | MIN | TYP | MAX |
|---------------------------|-----------------|-----------|-----------------|
| V_{CCO} | 1.40 | 1.50 | 1.60 |
| $V_{REF}^{(1)}$ | - | 0.90 | - |
| V_{TT} | - | V_{CCO} | - |
| V_{IH} | $V_{REF} + 0.1$ | - | - |
| V_{IL} | - | - | $V_{REF} - 0.1$ |
| V_{OH} | $V_{CCO} - 0.4$ | - | - |
| V_{OL} | - | - | 0.4 |
| I_{OH} at V_{OH} (mA) | -8 | - | - |
| I_{OL} at V_{OL} (mA) | 24 | - | - |

Notes:

1. Per EIA/JESD8-6, "The value of V_{REF} is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

HSTL Class IV

Figure 2-91 shows a sample circuit illustrating a valid termination technique for HSTL_IV.

HSTL Class IV




Figure 2-87: Terminated HSTL Class IV

Table 2-47 lists DC voltage specifications.

Table 2-43: HSTL Class IV Voltage Specification

| Parameter | MIN | TYP | MAX |
|---------------------------|-----------------|-----------|-----------------|
| V_{CCO} | 1.40 | 1.50 | 1.60 |
| V_{REF} | - | 0.90 | - |
| V_{TT} | - | V_{CCO} | - |
| V_{IH} | $V_{REF} + 0.1$ | - | - |
| V_{IL} | - | - | $V_{REF} - 0.1$ |
| V_{OH} | $V_{CCO} - 0.4$ | - | - |
| V_{OL} | - | - | 0.4 |
| I_{OH} at V_{OH} (mA) | -8 | - | - |
| I_{OL} at V_{OL} (mA) | 48 | - | - |

Notes:

1. Per EIA/JESD8-6, "The value of V_{REF} is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

HSTL Class I (1.8V)

Figure 2-88 shows a sample circuit illustrating a valid termination technique for HSTL_I.

HSTL Class I (1.8V)




Figure 2-88: Terminated HSTL Class I (1.8V)

Table 2-44 lists DC voltage specifications.

Table 2-44: HSTL Class I (1.8V) Voltage Specification

2

| Parameter | MIN | TYP | MAX |
|---------------------------|-----------------|----------------------|-----------------|
| V_{CCO} | 1.7 | 1.8 | 1.9 |
| V_{REF} | 0.8 | 0.9 | 1.1 |
| V_{TT} | - | $V_{CCO} \times 0.5$ | - |
| V_{IH} | $V_{REF} + 0.1$ | - | - |
| V_{IL} | - | - | $V_{REF} - 0.1$ |
| V_{OH} | $V_{CCO} - 0.4$ | - | - |
| V_{OL} | - | - | 0.4 |
| I_{OH} at V_{OH} (mA) | -8 | - | - |
| I_{OL} at V_{OL} (mA) | 8 | - | - |

HSTL Class II (1.8V)

Figure 2-89 shows a sample circuit illustrating a valid termination technique for HSTL_II.

HSTL Class II (1.8V)




Figure 2-89: Terminated HSTL Class II (1.8V)

Table 2-45 lists DC voltage specifications.

Table 2-45: HSTL Class II (1.8V) Voltage Specification

| Parameter | MIN | TYP | MAX |
|---------------------------|-----------------|----------------------|-----------------|
| V_{CCO} | 1.7 | 1.8 | 1.9 |
| $V_{REF}^{(1)}$ | - | 0.9 | - |
| V_{TT} | - | $V_{CCO} \times 0.5$ | - |
| V_{IH} | $V_{REF} + 0.1$ | - | - |
| V_{IL} | - | - | $V_{REF} - 0.1$ |
| V_{OH} | $V_{CCO} - 0.4$ | - | - |
| V_{OL} | - | - | 0.4 |
| I_{OH} at V_{OH} (mA) | -16 | - | - |
| I_{OL} at V_{OL} (mA) | 16 | - | - |


Notes:

1. Per EIA/JESD8-6, "The value of V_{REF} is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

HSTL Class III (1.8V)

Figure 2-90 shows a sample circuit illustrating a valid termination technique for HSTL_III.

HSTL Class III (1.8V)



x133_11a_101001

Figure 2-90: Terminated HSTL Class III (1.8V)

Table 2-46 lists DC voltage specifications.

Table 2-46: HSTL Class III (1.8V) Voltage Specification

| Parameter | MIN | TYP | MAX |
|---------------------------|-----------------|-----------|-----------------|
| V_{CCO} | 1.7 | 1.8 | 1.9 |
| $V_{REF}^{(1)}$ | - | 1.1 | - |
| V_{TT} | - | V_{CCO} | - |
| V_{IH} | $V_{REF} + 0.1$ | - | - |
| V_{IL} | - | - | $V_{REF} - 0.1$ |
| V_{OH} | $V_{CCO} - 0.4$ | - | - |
| V_{OL} | - | - | 0.4 |
| I_{OH} at V_{OH} (mA) | -8 | - | - |
| I_{OL} at V_{OL} (mA) | 24 | - | - |

Notes:

1. Per EIA/JESD8-6, "The value of V_{REF} is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

HSTL Class IV (1.8V)

Figure 2-91 shows a sample circuit illustrating a valid termination technique for HSTL_IV.

HSTL Class IV (1.8V)




Figure 2-91: Terminated HSTL Class IV (1.8V)

Table 2-47 lists DC voltage specifications.

Table 2-47: HSTL Class IV (1.8V) Voltage Specification

| Parameter | MIN | TYP | MAX |
|---------------------------|-----------------|-----------|-----------------|
| V_{CCO} | 1.7 | 1.8 | 1.9 |
| V_{REF} | - | 1.1 | - |
| V_{TT} | - | V_{CCO} | - |
| V_{IH} | $V_{REF} + 0.1$ | - | - |
| V_{IL} | - | - | $V_{REF} - 0.1$ |
| V_{OH} | $V_{CCO} - 0.4$ | - | - |
| V_{OL} | - | - | 0.4 |
| I_{OH} at V_{OH} (mA) | -8 | - | - |
| I_{OL} at V_{OL} (mA) | 48 | - | - |

Notes:

1. Per EIA/JESD8-6, "The value of V_{REF} is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

SSTL3_I

Figure 2-92 shows a sample circuit illustrating a valid termination technique for SSTL3_I.

SSTL3 Class I




Figure 2-92: Terminated SSTL3_I

Table 2-48 lists DC voltage specifications.

Table 2-48: SSTL3_I Voltage Specifications

| Parameter | Min | Typ | Max |
|---------------------------------|---------------------|-----|--------------------|
| V_{CCO} | 3.0 | 3.3 | 3.6 |
| $V_{REF} = 0.45 \times V_{CCO}$ | 1.3 | 1.5 | 1.7 |
| $V_{TT} = V_{REF}$ | 1.3 | 1.5 | 1.7 |
| $V_{IH} \geq V_{REF} + 0.2$ | 1.5 | 1.7 | 3.9 ⁽¹⁾ |
| $V_{IL} \leq V_{REF} - 0.2$ | -0.3 ⁽²⁾ | 1.3 | 1.5 |
| $V_{OH} \geq V_{REF} + 0.6$ | 1.9 | 2.1 | - |
| $V_{OL} \leq V_{REF} - 0.6$ | - | 0.9 | 1.1 |
| I_{OH} at V_{OH} (mA) | -8 | - | - |
| I_{OL} at V_{OL} (mA) | 8 | - | - |

Notes:

1. V_{IH} maximum is $V_{CCO} + 0.3$
2. V_{IL} minimum does not conform to the formula

SSTL3_II

Figure 2-93 shows a sample circuit illustrating a valid termination technique for SSTL3_II.

SSTL3 Class II




Figure 2-93: Terminated SSTL3_II

Table 2-49 lists DC voltage specifications.

Table 2-49: SSTL3_II Voltage Specifications

| Parameter | Min | Typ | Max |
|---------------------------------|---------------------|-----|--------------------|
| V_{CCO} | 3.0 | 3.3 | 3.6 |
| $V_{REF} = 0.45 \times V_{CCO}$ | 1.3 | 1.5 | 1.7 |
| $V_{TT} = V_{REF}$ | 1.3 | 1.5 | 1.7 |
| $V_{IH} \geq V_{REF} + 0.2$ | 1.5 | 1.7 | 3.9 ⁽¹⁾ |
| $V_{IL} \leq V_{REF} - 0.2$ | -0.3 ⁽²⁾ | 1.3 | 1.5 |
| $V_{OH} \geq V_{REF} + 0.8$ | 2.1 | 2.3 | - |
| $V_{OL} \leq V_{REF} - 0.8$ | - | 0.7 | 0.9 |
| I_{OH} at V_{OH} (mA) | -16 | - | - |
| I_{OL} at V_{OL} (mA) | 16 | - | - |

Notes:


1. V_{IH} maximum is $V_{CCO} + 0.3$
2. V_{IL} minimum does not conform to the formula

2

SSTL2_I

Figure 2-94 shows a sample circuit illustrating a valid termination technique for SSTL2_I.

SSTL2 Class I



x133_15_011900

Figure 2-94: Terminated SSTL2_I

Table 2-50 lists DC voltage specifications.

Table 2-50: SSTL2_I Voltage Specifications

| Parameter | Min | Typ | Max |
|--------------------------------|---------------------|------|--------------------|
| V_{CCO} | 2.3 | 2.5 | 2.7 |
| $V_{REF} = 0.5 \times V_{CCO}$ | 1.15 | 1.25 | 1.35 |
| $V_{TT} = V_{REF} + N^{(1)}$ | 1.11 | 1.25 | 1.39 |
| $V_{IH} \geq V_{REF} + 0.18$ | 1.33 | 1.43 | 3.0 ⁽²⁾ |
| $V_{IL} \leq V_{REF} - 0.18$ | -0.3 ⁽³⁾ | 1.07 | 1.17 |
| $V_{OH} \geq V_{REF} + 0.61$ | 1.76 | 1.82 | 1.96 |
| $V_{OL} \leq V_{REF} - 0.61$ | 0.54 | 0.64 | 0.74 |
| I_{OH} at V_{OH} (mA) | -7.6 | - | - |
| I_{OL} at V_{OL} (mA) | 7.6 | - | - |

Notes:

1. N must be greater than or equal to -0.04 and less than or equal to 0.04.
2. V_{IH} maximum is $V_{CCO} + 0.3$.
3. V_{IL} minimum does not conform to the formula.

SSTL2_II

Figure 2-95 shows a sample circuit illustrating a valid termination technique for SSTL2_II.




Figure 2-95: Terminated SSTL2_II

Table 2-51 lists DC voltage specifications.

Table 2-51: SSTL2_II Voltage Specifications

| Parameter | Min | Typ | Max |
|--------------------------------|---------------------|------|--------------------|
| V_{CCO} | 2.3 | 2.5 | 2.7 |
| $V_{REF} = 0.5 \times V_{CCO}$ | 1.15 | 1.25 | 1.35 |
| $V_{TT} = V_{REF} + N^{(1)}$ | 1.11 | 1.25 | 1.39 |
| $V_{IH} \geq V_{REF} + 0.18$ | 1.33 | 1.43 | 3.0 ⁽²⁾ |
| $V_{IL} \leq V_{REF} - 0.18$ | -0.3 ⁽³⁾ | 1.07 | 1.17 |
| $V_{OH} \geq V_{REF} + 0.8$ | 1.95 | 2.05 | - |
| $V_{OL} \leq V_{REF} - 0.8$ | - | 0.45 | 0.55 |
| I_{OH} at V_{OH} (mA) | -15.2 | - | - |
| I_{OL} at V_{OL} (mA) | 15.2 | - | - |

Notes:

1. N must be greater than or equal to -0.04 and less than or equal to 0.04.
2. V_{IH} maximum is $V_{CCO} + 0.3$.
3. V_{IL} minimum does not conform to the formula.

PCI33_3, PCI66_3, and PCIX

Table 2-52 lists DC voltage specifications.

Table 2-52: PCI33_3, PCI66_3, and PCIX Voltage Specifications

| Parameter | Min | Typ | Max |
|-------------------------------|--------|------|-----------------|
| V_{CCO} | 3.0 | 3.3 | 3.5 |
| V_{REF} | - | - | - |
| V_{TT} | - | - | - |
| $V_{IH} = 0.5 \times V_{CCO}$ | 1.5 | 1.65 | $V_{CCO} + 0.5$ |
| $V_{IL} = 0.3 \times V_{CCO}$ | -0.5 | 0.99 | 1.08 |
| $V_{OH} = 0.9 \times V_{CCO}$ | 2.7 | - | - |
| $V_{OL} = 0.1 \times V_{CCO}$ | - | - | 0.36 |
| I_{OH} at V_{OH} (mA) | Note 1 | - | - |
| I_{OL} at V_{OL} (mA) | Note 1 | - | - |

Notes:

- Tested according to the relevant specification.

LVTTL

Table 2-53 lists DC voltage specifications.

Table 2-53: LVTTL Voltage Specifications

| Parameter | Min | Typ | Max |
|---------------------------|------|-----|-----|
| V_{CCO} | 3.0 | 3.3 | 3.6 |
| V_{REF} | - | - | - |
| V_{TT} | - | - | - |
| V_{IH} | 2.0 | - | 3.6 |
| V_{IL} | -0.5 | - | 0.8 |
| V_{OH} | 2.4 | - | - |
| V_{OL} | - | - | 0.4 |
| I_{OH} at V_{OH} (mA) | -24 | - | - |
| I_{OL} at V_{OL} (mA) | 24 | - | - |

Notes:

- V_{OL} and V_{OH} for lower drive currents are sample tested.

LVCMOS15

Table 2-54 lists DC voltage specifications.

Table 2-54: LVCMOS15 Voltage Specifications

| Parameter | Min | Typ | Max |
|---|------|------|------|
| V _{CCO} | - | 1.5 | - |
| V _{REF} | - | - | - |
| V _{TT} | - | - | - |
| V _{IH} = 0.7 × V _{CCO} | 1.05 | - | 1.65 |
| V _{IL} = 0.2 × V _{CCO} | -0.5 | - | 0.3 |
| V _{OH} = V _{CCO} - 0.45 | - | 1.05 | - |
| V _{OL} | - | - | 0.4 |
| I _{OH} at V _{OH} (mA) | -16 | - | - |
| I _{OL} at V _{OL} (mA) | 16 | - | - |

LVCMOS18

Table 2-55 lists DC voltage specifications.

Table 2-55: LVCMOS18 Voltage Specifications

| Parameter | Min | Typ | Max |
|--|------|-----|------|
| V _{CCO} | 1.7 | 1.8 | 1.9 |
| V _{REF} | - | - | - |
| V _{TT} | - | - | - |
| V _{IH} = 0.7 × V _{CCO} | 1.19 | - | 1.95 |
| V _{IL} = 0.2 × V _{CCO} | -0.5 | - | 0.4 |
| V _{OH} = V _{CCO} - 0.4 | 1.3 | - | - |
| V _{OL} | - | - | 0.4 |
| I _{OH} at V _{OH} (mA) | -16 | - | - |
| I _{OL} at V _{OL} (mA) | 16 | - | - |

LVC MOS25

Table 2-56 lists DC voltage specifications.

Table 2-56: LVC MOS25 Voltage Specifications

| Parameter | Min | Typ | Max |
|---|------|-----|-----|
| V _{CCO} | 2.3 | 2.5 | 2.7 |
| V _{REF} | - | - | - |
| V _{TT} | - | - | - |
| V _{IH} | 1.7 | - | 2.7 |
| V _{IL} | -0.5 | - | 0.7 |
| V _{OH} | 1.9 | - | - |
| V _{OL} | - | - | 0.4 |
| I _{OH} at V _{OH} (mA) | -24 | - | - |
| I _{OL} at V _{OL} (mA) | 24 | - | - |

2

LVC MOS33

Table 2-57 lists DC voltage specifications.

Table 2-57: LVC MOS33 Voltage Specifications

| Parameter | Min | Typ | Max |
|---|------|-----|-----|
| V _{CCO} | 3.0 | 3.3 | 3.6 |
| V _{REF} | - | - | - |
| V _{TT} | - | - | - |
| V _{IH} | 2.0 | - | 3.6 |
| V _{IL} | -0.5 | - | 0.8 |
| V _{OH} | 2.6 | - | - |
| V _{OL} | - | - | 0.4 |
| I _{OH} at V _{OH} (mA) | -24 | - | - |
| I _{OL} at V _{OL} (mA) | 24 | - | - |

AGP-2X

Table 2-58 lists DC voltage specifications.

Table 2-58: AGP-2X Voltage Specifications

| Parameter | Min | Typ | Max |
|------------------------------------|--------|------|------|
| V_{CCO} | 3.0 | 3.3 | 3.6 |
| $V_{REF} = N \times V_{CCO}^{(1)}$ | 1.17 | 1.32 | 1.48 |
| V_{TT} | - | - | - |
| $V_{IH} \geq V_{REF} + 0.2$ | 1.37 | 1.52 | - |
| $V_{IL} \leq V_{REF} - 0.2$ | - | 1.12 | 1.28 |
| $V_{OH} = 0.9 \times V_{CCO}$ | 2.7 | 3.0 | - |
| $V_{OL} = 0.1 \times V_{CCO}$ | - | 0.33 | 0.36 |
| I_{OH} at V_{OH} (mA) | Note 2 | - | - |
| I_{OL} at V_{OL} (mA) | Note 2 | - | - |

Notes:

1. N must be greater than or equal to 0.39 and less than or equal to 0.41.
2. Tested according to the relevant specification.