Xilinx Logo  
HomeProductsSupportEducationPurchaseContactSearch
DevicesDesign ToolsIntellectual PropertySystem SolutionsLiterature
 

Partner Testimonials for Xilinx J Drive:
 
What's New>
Success Stories

  Devices
  Design Tools
  Intellectual Property
  System Solutions

 



Ken Parker, Engineer Scientist at Agilent (formerly Hewlett-Packard) Manufacturing Test Division:
"Agilent undertook to develop the first BSDL parser for boundary scan standard IEEE Std 1149 in 1990. Over 500 copies were delivered to tool developers, world wide. This acted as a catalyst for development and speeded the adoption of the original IEEE Std 1149.1 standard. Similarly, the J Drive Engine developed by Xilinx could give the industry an enabling technology to help speed adoption of IEEE Std 1532. Another benefit will be commonality of tools across suppliers."


Glenn Woppman, president and CEO of ASSET InterTech, a supplier of boundary scan tools in the U.S.:
"As the first software implementation of the IEEE 1532 standard, the J Drive engine is breaking new ground and offers benefits to our users who are doing in-system configuration. Xilinx has taken the initiative to accelerate the time to adoption of the standard which in turn benefits the test and programming industry. ASSET's ScanWorks™ has been developed as an open environment making it very easy to provide quick support of these new capabilities. The ASSET PLD Programming Station will incorporate J Drive engine, combining for both 1532 and pre-1532 devices into one easy-to-use tool ensuring a transition our users."


Menachem Blasberg President and CEO of Corelis:
"We and our customers will see immediate benefits of using IEEE Std 1532 by using J Drive in early 2001. We decided the benefits were important enough to customers to incorporate the IEEE Std 1532 into our tools."

Corelis, Inc a full-line manufacturer of Boundary Scan Tools will incorporate support for Xilinx's J-Drive engine into in its ScanPlus boundary-scan test and in-circuit programming system.


Dennis Lia Principal Software Engineer at GenRad Inc. and member of the IEEE Std 1532 committee:
“We feel it offers our customers the potential for increased productivity and throughput in their manufacturing process. Once fully implemented, this standard will facilitate timely configuration of PLDs supplied by multiple vendors. Xilinx's J Drive programming engine will accelerate the adoption of the new standard and the benefits that it promises.”


Thomas Wenzel manager of Test Engineering:
"GOEPEL electronic GmbH was instrumental in the definition and specification of J Drive. As a worldwide manufacturer of tools for the boundary scan domain, GOEPEL fully supports the idea behind IEEE Std 1532 which addresses the market need for a faster programming solution in PLD applications. First release of our next generation tools will be available as a result of working closely with Xilinx on the J Drive tool."



CJ Clark, Chair of IEEE 1149.1 and Intellitech CEO:
"The initiative that Xilinx has taken with the J Drive programming engine could help accelerate the adoption of IEEE 1532 in the industry. We will incorporate the J Drive engine into our Eclipse Scan Diagnostic tools enabling our customers to get the benefits of the 1532 standard programming algorithms with fast programming hardware."



Ray Dellecker, US Marketing Manager of JTAG Technologies:
"By means of tools based on 1532, users will realize significant benefits, including the ability to program devices simultaneously. Furthermore, the approach taken by 1532 allows us, as a vendor of boundary-scan based programming tools, to utilize the performance of our tools for the benefit of the user community. Our users will benefit from the reduction in the total time required to develop programming applications as well as the actual programming time in production."

JTAG Technologies, a member of the working group that developed IEEE Standard 1532, has announced that it will support this significant advance in in-system programming of logic devices. The new standard is seen as a significant step forward by formalizing the description of PLD programming algorithms and separating the algorithm from the programming data. The new standard matches seamlessly with the hardware and software product architecture of JTAG Technologies.

 

 
  Trademarks and Patents
Legal Information
Privacy Policy
| Home | Products | Support | Education | Purchase | Contact | Search |