



## Virtual IP Group, Inc.

1095 E. Duane Ave., Suite 211  
 Sunnyvale, CA 94086 USA  
 Phone: +1 408-733-3344  
 Fax: +1 408-733-9922  
 E-mail: sales@virtualipgroup.com  
 URL: www.virtualipgroup.com

## Features

- Supports Spartan, Spartan™-II, Virtex™, and Virtex™-E devices
- Multiple, programmable, multi-mode timers
- Real-time clock
- Event counter
- Digital one-shot
- Programmable rate generator
- Square wave generator

## Applications

- Binary rate multiplier
- Complex waveform generator
- Complex motor controller
- Baud rate generator


## General Description

The M8254 is a programmable interval timer/counter core designed for use with standard micro-processor systems. It has three 16 bit counters, each of which is programmable to generate an interrupt at the end of a user-defined interval.

<b>AllianceCORE™ Facts</b>		
<b>Core Specifics</b>		
Supported Family	Spartan	Virtex
Device Tested	S40-3	V300-4
CLBs	260	244 <sup>2</sup>
Clock IOBs	3	3
IOBs <sup>1</sup>	19	19
Performance (MHz)	12.4 MHz	34 MHz
Xilinx Core Tools	M1.3	M1.5i
Special Features	None	None
<b>Provided with Core</b>		
Documentation	Core Design Document	
Design File Formats	EDIF netlist, .ngd, Verilog Source RTL available extra	
Constraints File	m8254.ucf	
Verification	Test vectors	
Instantiation Templates	VHDL, Verilog	
Reference Designs & Application Notes	None	
Additional Items	None	
<b>Simulation Tool Used</b>		
Verilog XL, version 2.6		
<b>Support</b>		
Support provided by Virtual IP Group Inc.		

Notes:

1. Assuming all core I/O are routed off-chip.
2. Utilization numbers for Virtex are in CLB slices.



X7972

Figure 1: M8254 Block Diagram

## Functional Description

The M8254 Core is partitioned into modules as shown in Figure 1 and described below.

### Bus Interface Block

This block contains decoders to generate counter select and the counter control select signals.

### Counter 0-2 Blocks

These independently programmable counter blocks generate output based on the mode selected.

## Core Modifications

Virtual IP Group, Inc. can modify this core to vary the number of timers.

## Pinout

The pinout has not been fixed to specific FPGA I/O allowing flexibility with the user application. Signal names are provided in the block diagram shown in Figure 1 and described in Table 1.

## Verification Methods

The core has been tested with in-house developed test vectors that are provided with the core.

Table 1: Core Signal Pinout

Signal	Signal Direction	Description
<b>Bus Interface Signals</b>		
a0i, a1i	Input	Address Signals
ncsi	Input	Chip select, active low
nr di	Input	Read signal, active low
nwri	Input	Write signal, active low
dbus[7:0]	In/Out	8-bit bidirectional CPU data bus <sup>1</sup>
<b>Counter Signals</b>		
out0o	Output	Output of counter 0
clk0i	Input	Clock input for counter 0
gate0i	Input	Gate input for counter 0
out1o	Output	Output of counter 1
clk1i	Input	Clock input for counter 1
gate1i	Input	Gate input for counter 1
out2o	Output	Output of counter 2
clk2i	Input	Clock input for counter 2
gate2i	Input	Gate input for counter 2

Notes:

1. Bus expanded into individual nets in the design.

## Recommended Design Experience

Knowledge of microprocessor based systems is required. The user must be familiar with HDL design methodology, instantiation of Xilinx netlists in a hierarchical design environment and usage of Xilinx Alliance or Foundation development tools.

## Ordering Information

This product is available from Virtual IP Group, Inc. Please contact them for pricing and additional information.

## Related Information

### Xilinx Programmable Logic

For information on Xilinx programmable logic or development system software, contact your local Xilinx sales office, or:

Xilinx, Inc.  
2100 Logic Drive  
San Jose, CA 95124  
Phone: +1 408-559-7778  
Fax: +1 408-559-7114  
URL: [www.xilinx.com](http://www.xilinx.com)

For general Xilinx literature, contact:

Phone: +1 800-231-3386 (inside the US)  
+1 408-879-5017 (outside the US)  
E-mail: [literature@xilinx.com](mailto:literature@xilinx.com)

For AllianceCORE™ specific information, contact:

Phone: +1 408-879-5381  
E-mail: [alliancecore@xilinx.com](mailto:alliancecore@xilinx.com)  
URL: [www.xilinx.com/products/logiccore/alliance/tblpart.htm](http://www.xilinx.com/products/logiccore/alliance/tblpart.htm)