

## Using Block SelectRAM™ Memory

### Introduction

In addition to distributed SelectRAM™ memory, Virtex-5 devices feature a large number of (128K) Block SelectRAM™ memories. The Block SelectRAM™ memory is a Block SelectRAM™ SRAM, offering low latency, and large blocks of memory in the device. The memory is organized in columns, and the total amount of Block SelectRAM™ memory depends on the size of the Virtex-5 device. The 128K blocks are available in either subpage and order memory implementations, with a minimal timing penalty associated through specialized routing solutions.

Included dual- or single-port SRAM-to-logic SRAM modules, architectures and synchronous FIFOs, and data width converters are easily implemented using the fabric. CSRAM (Combinator Block Memory)™ modules, Asynchronous FIFOs can also be processed using the CSRAM/Combinator Asynchronous FIFO module. Starting with IP topology 10, the designer can also generate asynchronous FIFOs using Block Memory.

### Synchronous Dual-Port and Single-Port RAM

#### Data Flow

The SRAM/Block SelectRAM™ dual-port memory consists of an 128K storage array and two completely independent access ports, A and B. The structure is fully symmetrical, and both ports are interchangeable.

Data can be written to either port and/or be read from the same or the other port. Each port is synchronous, with its own clock, data enable and write enable. Note that the read operation is always between consecutive address edges.



Figure 2-81: Dual-Port Data Flow

As described below, there are three options for the behavior of the data output during a nonoperation on its port. These read-hold and write-hold options are valid on all different addresses on both ports. It is up to the user to time the two clocks appropriately. Please note conflicting simultaneous writes to the same location never cause any physical damage.

### Operating Modes

To maximize utilization of the fixed-band memory on each stack edge, the fixed-band memory supports three different write modes for each port. The fixed-band write mode allows the flexibility of using the stack edge for either write operation of the user port (operational) or management (management). The three modes are the efficiency of fixed-band memory on each stack edge and allows designs that use maximum bandwidth.

### Fixed Operation

The fixed operation uses one stack edge. The read address is registered on the user port, and the read data is loaded into the output buffer after the fixed access interval period.

### Write Operations

A write operation is a single stack-edge operation. The write address is registered on the user port, and the data input is stored in memory.

Three different modes are used to determine data available on the output buffer after a write to stack edge.

#### WRITE\_FIXED or Transparent Mode

In WRITE\_FIXED mode, the input data is immediately written into memory and stored in the downstream (transparent) write, as shown in [Figure 3-40](#).




Figure 3-40: WRITE\_FIXED Mode Waveforms

**READ\_PULSE or Read Before Write Mode**

In **READ\_PULSE** mode, data is typically stored in a discrete address space on the output bus, while the input data is being processed internally (read before write). See **Figure 2-41**.




Figure 2-41: **READ\_PULSE** Mode Waveforms

**NO\_CHANGE Mode**

In **NO\_CHANGE** mode, the output bus does not change during a write operation. As shown in **Figure 2-42**, data output is still the last read data until a successfully a write operation is acknowledged.

Write selection is not by multiplexation. One of these data outputs is individually for multiplexing an available. (No Address mode is **READ\_PULSE**)




Figure 2-42: **NO\_CHANGE** Mode Waveforms

### Critical Specification

When a flash falls into memory or the flash falls into the allowed full-pipe region simultaneously across the same memory cell, the program writes to a given memory cell. The other part must wait until the memory cell is available in order to perform the disk-to-disk copy operation. [Figure 3-49](#) illustrates the asynchronous operation.




Figure 3-49: Asynchronous Conditions

If [Figure 3-49](#) and [Figure 3-50](#) are compared with different widths, only the overlapping bits are affected when the flash is used.

#### Asynchronous Writes

The first CS#\_0 falling edge defines the disk-to-disk copy parameters because it occurs two nanoseconds before CS#\_1 falling edge. There are operations on part 0 for valid and forced operations on part 1 to be valid.

At the second rising edge of the CS#\_0 pin, the write operation is valid. The memory location only contains data. The second rising edge of CS#\_1 enables the operations at the same location (0), which now contains data.

The disk-to-disk copy rising parameter is specified together with other flash-related timing characteristics in the VDDC0 timing flow.

#### Synchronous Writes

When both flash controllers are synchronous identical, the result of simultaneous access from both parts to the same memory cell is that the data from the:

- If both parts read simultaneously, then the same memory cell data flow out from both controllers same data.
- If both parts write simultaneously into the same memory cell.

The data stored in that cell becomes invalid (unless both parts write identical data).

- If one part writes and the other one reads from the same memory cell.

The write operation correctly updates write part's data, regardless as determined by the read operations to the first read, first write, change.

If the write part is a read, it reads the read part's data, just represents the previous content of the memory cell. If the write part is a write, it reads the data or it is a change made the read part's data, just because it read differently the read part's read writing flow can affect this operation.



**Table 3-10** lists the established port priorities for synthesis and simulation.

**Table 3-10: Dual Port Block RAM Priorities**

Priority	Port # Name	Port # Name
1	RAMEN	1
2	RAMEN	2
3	RAMEN	3
4	RAMEN	(A-1)
5	RAMEN	(A-2)
6	RAMEN	(A-3)
7	RAMEN	4
8	RAMEN	5
9	RAMEN	(A-1)
10	RAMEN	(A-2)
11	RAMEN	(A-3)
12	RAMEN	4
13	RAMEN	(A-1)
14	RAMEN	(A-2)
15	RAMEN	(A-3)
16	RAMEN	5
17	RAMEN	(A-1)
18	RAMEN	(A-2)
19	RAMEN	(A-3)
20	RAMEN	6
21	RAMEN	(A-1)
22	RAMEN	(A-2)
23	RAMEN	(A-3)
24	RAMEN	7
25	RAMEN	(A-1)
26	RAMEN	(A-2)
27	RAMEN	(A-3)
28	RAMEN	8
29	RAMEN	(A-1)
30	RAMEN	(A-2)
31	RAMEN	(A-3)

**Figure 3-10** shows the generic single-port block RAM primitive: SR, SRP, sSRB, SRP, and SRP configurations.



**Figure 3-10: Single Port Block RAM Primitive**

**Table 3-11** lists all of the established single-port priorities for synthesis and simulation.

**Table 3-11: Single Port Block RAM Priorities**

Priority	Port # Name
1	RAMEN
2	RAMEN
3	RAMEN
4	RAMEN
5	RAMEN
6	RAMEN

## VHDL and Verilog Instantiation

VHDL and Verilog instantiation examples are available at [www.xilinx.com/VHDL and Verilog Examples](#) *page 184*.

In VHDL, each component has a component declaration section and an instantiation section. Each part of the template should be inserted within the VHDL design file. The portmap of the alternative section determines the design signal names.

The blocklabel<sub>1</sub>\_g0 template (with a = 1, 2, 3, 4, 5, 6) or 700ns single-port module and instantiates the corresponding blocklabel<sub>1</sub>\_g0 module.

Blocklabel<sub>1</sub>\_g1\_0 template (with a = 1, 2, 3, 4, 5, 6) with and g = 1, 2, 3, 4, 5, 6) with 0ns design module and instantiates the corresponding blocklabel<sub>1</sub>\_g1\_0 module.

## Port Signals

Each the blocklabel<sub>1</sub> port operates independently of the other while executing the same set of VHDL memory cells.

### Clock - CLK[0:63]

The input clock synchronizes with independent clock pins. All participating logic wrap time increments to the port CLK pin. The data bus has a clock rate not time increment to the CLK pin.

### Enable - EN[0:63]

The enable pins allow the read, write, and/or (read functionality of the port. Ports with an enable enable pin keep the output pins in a high-impedance state until the set enable line to the memory cells.

### Write Enable - WE[0:63]

Activating the write enable pin allows the port to write to the memory cells. When active, the contents of the design bus is written to memory cells address sequentially by the address bus. The output bus is loaded or not loaded according to the write configuration (WRITE\_0:WRITE\_63) (WRITE\_0:WRITE\_63). When memory access operations occur, and the contents of the memory cells determined by the address bus refer to the data-bus, operation of the write enable enables.

### Out Power - ODP[0:63]

The ODP pin forces the data output bus to output the value "0000" ([see "0000000" on page 184](#)). The data output bus is continuously asserted to zero, including the parity bit. In a future write configuration, each port has an independent ODP[0:63] enable of logic. This operation does not affect local memory cells and does not affect write operations on the design bus. Like the read and write operation, the set reset function occurs only when the enable pin of the port is active.

### Address Bus - ADDR[0:63] (0:63)

This address bus selects the memory cells for read or write. The address of the port determines the required address bus width, as shown in [Table 2-10](#).

Table 2-10: Port-Output Rate

Port Output Rate	Output	ADDR Bus	WRITE_0:WRITE_63	WE Bus	ODP Bus
0	0:63	0:63	0:63	0:63	0:63
1	0:63	0:63	0:63	0:63	0:63
2	0:63	0:63	0:63	0:63	0:63
3	0:63	0:63	0:63	0:63	0:63
4	0:63	0:63	0:63	0:63	0:63
5	0:63	0:63	0:63	0:63	0:63
6	0:63	0:63	0:63	0:63	0:63

### Data-In Sources - DQ[AR]#0:n & DQ[AR]#0:n

Data-in sources provide the source data values to be written into RAM. The regular data-in bus (DQ) and the parity data-in bus (when available) have a total width equal to the port width. For example, the 16-bit port data width (comprising 15 DQ bits and DQ#0), requires an [16-bit bus](#).

### Data-Out Sources - DQ[AR]#0:n & DQ[AR]#0:n

Data-out sources reflect the contents of memory cells addressed by the address bus at the (output) data's edge during a read operation. During a write operation (WRITE\_0#0 or WR\_0#0), DQ#0 configuration, the data-out sources reflect either the data-in stored in the array, or the data-in write. During a read operation in fully/blanked mode, data-out from memory is not affected. The regular data-out bus (DQ) and the parity data-out bus (DQ#0) (when available) have a total width equal to the port width, as discussed in [Table 3-2](#).

### Inverting/Control Pins

For each port, the two control pins (LE, EN, WE, and OE) each have an individual inversion option. Any control signal including the clock can be active and passives edge for the clock, or an 1-gate-inversion for the clock without requiring other logic resources.

### Unused Inputs

Non-connected data and/or address inputs should be connected to logic '0'.

### CE#

The global clock (user CE#) signal is a 1-bit, active-low, global signal that is active at the initial device configuration. The CE# also enables the initial status of memory anytime. The CE# signal initiates the comparison to the WE\_0, or the WE\_0\_A and WE\_0\_B value (see "Ambiguity" on page 198). A CE# signal is an input to internal memory contents. Because this a global signal, the CE# has an input pin at the hardware level (pin 44/45/46/47).

## Address Mapping

Each port receives the contents of 16 address cells using an addressing scheme dependent on the width of the port. The physical address lines addressed to a particular RAM are determined using the following formula of memory only in the total ports are different representing:

$$\text{RAM} = (\text{ADDRESS} \times 2) \div \text{ADDRESS} \rightarrow \text{ADDRESS} \times 2 \div \text{ADDRESS}$$

[Table 3-3](#) illustrates how address width maps to each port width.

Table 3-3: Port Address Mapping

Port Width	Port Config	Data Locations															
1	RAM	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
2		00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
4		0000	0001	0002	0003	0004	0005	0006	0007	0008	0009	000A	000B	000C	000D	000E	000F
8+1		00000000	00000001	00000002	00000003	00000004	00000005	00000006	00000007	00000008	00000009	0000000A	0000000B	0000000C	0000000D	0000000E	0000000F
16+1	000000000000	000000000001	000000000002	000000000003	000000000004	000000000005	000000000006	000000000007	000000000008	000000000009	00000000000A	00000000000B	00000000000C	00000000000D	00000000000E	00000000000F	
32+1	0000000000000000	0000000000000001	0000000000000002	0000000000000003	0000000000000004	0000000000000005	0000000000000006	0000000000000007	0000000000000008	0000000000000009	000000000000000A	000000000000000B	000000000000000C	000000000000000D	000000000000000E	000000000000000F	



## Appendix

### Content Initialization (INIT\_x)

INIT\_x variables define the initial memory contents. By default, the 64-bit (half-word) memory is initialized with all zeros during the device configuration sequence. The bit initialization variables from INIT\_00 through INIT\_0F represent the regular memory contents. Each INIT\_x is a 64-bit integer assigned to a name. The memory contents for partially instantiated devices are automatically assigned with zeros.

The following formula is useful for determining the bit positions for each INIT\_x variable. Given  $y = x$ , a constant has been assigned to the bit (or) INIT\_x corresponds to the memory address follows:

- $\text{base}[y : y + 63] = \text{INIT}_x$
- $\text{width} = 64$

For example, for the variable INIT\_00, the assignment is follows:

- $y = 0$  (constant has been assigned to the bit)
- $\text{base}[0 : 63] = \text{INIT}_0 = 0$
- $\text{width} = 64$  (bits)

More examples are given in [Table 2-11](#).

Table 2-11: 64-bit (half-word) initialization variables

Variable	Memory/Bit	
	base	bit
INIT_00	00	0
INIT_01	01	01
INIT_02	02	02
...	...	...
INIT_0F	0F	0FA
INIT_10	10	100
INIT_11	11	110
INIT_12	12	120
...	...	...
INIT_1F	1F	1F0A
INIT_20	20	200
INIT_21	21	210
...	...	...
INIT_2F	2F	2F0A
INIT_30	30	300
INIT_31	31	310
...	...	...
INIT_3F	3F	3F0A
INIT_40	40	400
INIT_41	41	410
...	...	...
INIT_4F	4F	4F0A

### Content Initialization – INIT\_pos

INIT\_pos attributes define the initial contents of the memory cells corresponding to INIT/INITPoses (page 144). By default, the memory cells are also initialized to all zeros. The right initialization attributes from INIT\_pos through INIT\_posN represent the memory contents of each bit. Each INIT\_posN attribute has associated hex values and behavior like a regular INIT\_pos attribute. The same format can be used to describe the bit patterns contained by a particular INIT\_pos attribute.

### Output Latches Initialization – INIT (INIT\_A & INIT\_B)

The INIT (single-port or INIT\_A and INIT\_B) dual-port attributes define the output latch values after configuration. The output of the latch (INIT\_A & INIT\_B) depends on the possibility, as shown in [Table 3-10](#). These attributes are bit-parallel (bit values and the default value is 0).

### Output Latches Synchronous Set/Reset – SRVAL (SRVAL\_A & SRVAL\_B)

The SRVAL (single-port or SRVAL\_A and SRVAL\_B) dual-port attributes define output latch values under the SR control. The value of the latch (SRVAL\_A and SRVAL\_B) depends on the port width, as shown in [Table 3-10](#). These attributes are bit-parallel (bit values and the default value is 0).

Table 3-10: SRVAL Values

Port Size Width	INITPoses	SRVAL	INIT/SRVAL
1	NA	0/0	1
2	NA	0/0	2
4	NA	0/0	4
8	0	0/0	(SRVAL) * 8
16	0/0	0/0	(SRVAL) * 16
32	0/0	0/0	(SRVAL) * 32

## Initialization in VHDL or Verilog Codes

Block Memory RAM memory structures can be initialized in VHDL or Verilog code for both synthesis and simulation. For synthesis, the attributes are attached to the Block Memory RAM instantiation module exposed in the INIT output file to be compiled by the synthesis tools. The VHDL code initialization uses a generic parameter to pass the attributes. The Verilog code initialization uses a design as parameter to pass the attributes.

For more details, see [Block Memory RAM initialization code examples](#) in VHDL and Verilog attached to the techniques (see [VHDL and Verilog Examples](#)) on page 194.

## Location Constraints

Block Memory RAM resources are based on CIP properties and allow them to constrain placement. Block Memory RAM placement constraints differ from the conventional methods for routing CLB locations, allowing CIP properties to describe easily from entry to entry.

The CIP properties use the following form:

```
name = instance_name
```

The instance\_name value denotes the Block Memory RAM location on the device.

## Applications

### Creating Larger VHDL Structures

Block Substitution allows more sophisticated nesting to allow creating blocks with nested nesting designs. While an design Substitution can be nested with a smaller nesting priority, this is considered obscuring nested nesting scenarios.

The VHDL Compiler program offers the designer a pointer way to generate wider and deeper necessary structures using multiple block substitution features. This program supports VHDL or Verilog instantiation templates and simulation models, along with an HDL file or instance of a design.

### Multiple VHDL Organizations

The flexibility of block substitution scenarios allows designs with various types of block in addition to regular organizations. Apply these rules on [www.eas.com](#) for the cases of these designs, with VHDL and Verilog reference designs included:

Notes: If block substitution can be used as follows:

- Two independent single port block scenarios
- One block single port block scenario
- One triple port (1 Read/Write and 1 Read/Write) block scenario

Application: work with VHDL and Verilog reference designs on [www.eas.com](#) also describe other implementations using block substitution necessary such as:

- [www.eas.com](#) "VHDL Using Verilog Block Substitution"
- [www.eas.com](#) "Verilog Using VHDL Block Substitution"

## VHDL and Verilog Templates

VHDL and Verilog templates are available for all single port embedded port processes. The A and B numbers indicate the width of the ports.

The following are single port templates:

- `BlockAAA_01`
- `BlockAAA_02`
- `BlockAAA_03`
- `BlockAAA_04`
- `BlockAAA_05`
- `BlockAAA_06`
- `BlockAAA_07`

The following are dual port templates:

- `BlockAAA_01_01`
- `BlockAAA_01_02`
- `BlockAAA_01_03`
- `BlockAAA_01_04`
- `BlockAAA_01_05`
- `BlockAAA_01_06`
- `BlockAAA_01_07`
- `BlockAAA_01_08`
- `BlockAAA_01_09`
- `BlockAAA_01_10`
- `BlockAAA_01_11`

- `libXXXX.so.0`
- `libXXXX.so.10`
- `libXXXX.so.15`
- `libXXXX.so.20`
- `libXXXX.so.25`
- `libXXXX.so.30`
- `libXXXX.so.35`
- `libXXXX.so.40`
- `libXXXX.so.45`

### WDL Template

An example of the `WDL_TEMPLATE_PUB` shell is given by `libXXXX_A.h` in figure 3.1.

```

-- Define: WDL_TEMPLATE_PUB
-- Description: WDL shell template example
-- Usage: WDL_TEMPLATE_PUB [options]
-- See Template: "WDL_TEMPLATE_PUB"

-- Name: WDL_TEMPLATE_PUB
-----
WDL_TEMPLATE_PUB
see WDL_TEMPLATE_PUB [options]
--
-- Define the template WDL_TEMPLATE_PUB
-- program WDL_TEMPLATE_PUB
WDL_TEMPLATE_PUB
see WDL_TEMPLATE_PUB [options]
-- program WDL_TEMPLATE_PUB

WDL_TEMPLATE_PUB [options]
{
  WDL_TEMPLATE_PUB - see WDL_TEMPLATE_PUB [options]
  WDL_TEMPLATE_PUB - see WDL_TEMPLATE_PUB [options]
  WDL_TEMPLATE_PUB - see WDL_TEMPLATE_PUB [options]
  WDL_TEMPLATE_PUB - see WDL_TEMPLATE_PUB [options]
  WDL_TEMPLATE_PUB - see WDL_TEMPLATE_PUB [options]
  WDL_TEMPLATE_PUB - see WDL_TEMPLATE_PUB [options]
}
see WDL_TEMPLATE_PUB [options]
--
WDL_TEMPLATE_PUB [options] [options] [options] [options]
--
-- Description: WDL_TEMPLATE_PUB
--
-- program WDL_TEMPLATE_PUB
{
  WDL_TEMPLATE_PUB - see WDL_TEMPLATE_PUB [options]
  WDL_TEMPLATE_PUB - see WDL_TEMPLATE_PUB [options]
}
see WDL_TEMPLATE_PUB [options]
--
-- Define the template WDL_TEMPLATE_PUB
-- program WDL_TEMPLATE_PUB
WDL_TEMPLATE_PUB
-- "WDL_TEMPLATE_PUB" WDL_TEMPLATE_PUB [options]
WDL_TEMPLATE_PUB - [options] -- WDL_TEMPLATE_PUB [options]
WDL_TEMPLATE_PUB [options]

```











