

Using Distributed SelectRAM Memory

Introduction

In addition to SRAM SelectRAM blocks, Virtex-5 devices feature distributed SelectRAM modules. Each function generator or LUT of a CLB contains a configurable 16 x 16-bit asynchronous SRAM resource. Distributed SelectRAM memory is distributed hierarchically and reads asynchronously. However, asynchronous reads are implemented using the register. Write enable is the same also. Thus this SRAM is available for a deeper and/or wider memory implementation, with associated timing penalty incurred through asynchronous reads.

Distributed SelectRAM modules support a size of 16Kb 1 asynchronous operations. Thus this SRAM resource can be used to store data part of a SRAM. Data can be read and read for the general read and write part. The part writes can be bit in a SRAM simultaneously, for the read part read independently.

This note provides general VHDL and Verilog references with examples implementing a bit-wide single-port and dual-port distributed SelectRAM memory.

Distributed SelectRAM memory and memory high-speed applications. Memory is relatively small embedded SRAM blocks, such as SRAM, which are close to the logic that accesses.

Virtex-5 Distributed SelectRAM resources can be generated using the CORE Generator. DistributionMemory module is the library. The user can also generate DistributedRAM, ReadAsynchronous and WriteAsynchronous using the CORE Generator.

Single Port and Dual Port RAM

Data Flow

Distributed SelectRAM memory supports the following:

- Single-port SRAM with asynchronous write and asynchronous read
- Dual-port SRAM with one asynchronous write and two asynchronous read ports

As illustrated in the [Figure 3-48](#), the dual-port has one read for the read part and an independent read part.




Figure 3-48 Single Port and Dual Port Distributed SelectRAM

Any read/write operation can occur simultaneously with and independently of a read operation on the other port.

Write Operations

Write operations write single data-word operands, with write enable that is write high by default. Memory write enable is low to indicate instructions for RAM. When the write enable is high, the clock edge latches the write address and writes the data to it in the RAM.

Read Operation

The read operation is a combinational operation. The address part (single or dual port) is synchronous with an access time dependent on the logic delay.

Read During Write

When new data is synchronously written, the output reflects the data in the memory cell address/management ready. The timing diagram in [Figure 2-47](#) illustrates a write operation with the previous data read at the output port before the clock edge and then the new data.




Figure 2-47 Write Timing Diagram

Characteristics

- Access operation requires only one clock edge.
- Access operation requires only the logic access time.
- Outputs are asynchronous and dependent only on the logic delay.
- Data and address inputs are latched with the write clock and hence wrap to clock timing specifications. There is no hold time requirement.
- The dual-port RAM uses address in the write and read address; the other address is an independent address.

Library Primitives

Several library primitives that do not have I/O or I/O blocks available. Four primitives are single-port distributed RAM primitives and two dual-port RAMs, as shown in [Table 3-10](#).

Table 3-10 Single-Port and Dual-Port Distributed RAM Primitives

| Primitive | RAM Size | Type | Address Inputs |
|-----------|----------|-------------|--------------------------------|
| RAM16K8 | 16 Kbits | single-port | A[3:0], A[5:4], A[7] |
| RAM16K16 | 16 Kbits | single-port | A[3:0], A[5], A[7], A[8] |
| RAM16K32 | 16 Kbits | single-port | A[3:0], A[5], A[7], A[8] |
| RAM32K16 | 32 Kbits | single-port | A[3:0], A[5], A[7], A[8], A[9] |
| RAM32K32 | 32 Kbits | dual-port | A[3:0], A[5], A[7] |
| RAM32K64 | 32 Kbits | dual-port | A[3:0], A[5], A[7], A[8] |
| RAM64K64 | 64 Kbits | dual-port | A[3:0], A[5], A[7], A[8], A[9] |

The input and output data are 1-bit wide. However, several distributed RAM RAM primitives can be used to implement wide memory blocks.

[Figure 3-48](#) shows generic single-port and dual-port distributed RAM RAM primitives. The in and out signals are bidirectional.



Figure 3-48 Single-Port and Dual-Port Distributed RAM Primitives

As shown in [Table 3-10](#), other library primitives are available for 16K, 32K, and 64K RAM.

Table 3-11 Other Library Primitives

| Primitive | RAM Size | RAM Inputs | Address Inputs | Data Outputs |
|-----------|-------------|--------------------|--------------------------------|--------------------|
| RAM16K8 | 16 x 8-bit | 0/1, 0/0 | A[3:0], A[5], A[7] | 0/0, 0/0 |
| RAM16K16 | 16 x 16-bit | 0/1, 0/0 | A[3:0], A[5], A[7], A[8] | 0/0, 0/0 |
| RAM16K32 | 16 x 32-bit | 0/1, 0/0 | A[3:0], A[5], A[7], A[8], A[9] | 0/0, 0/0 |
| RAM32K16 | 32 x 16-bit | 0/1, 0/0, 0/0, 0/0 | A[3:0], A[5], A[7] | 0/0, 0/0, 0/0, 0/0 |
| RAM32K32 | 32 x 32-bit | 0/1, 0/0, 0/0, 0/0 | A[3:0], A[5], A[7], A[8] | 0/0, 0/0, 0/0, 0/0 |
| RAM32K64 | 32 x 64-bit | 0/1, 0/0, 0/0 | A[3:0], A[5], A[7] | 0/0, 0/0, 0/0 |
| RAM64K64 | 64 x 64-bit | 0/1, 0/0, 0/0 | A[3:0], A[5], A[7], A[8] | 0/0, 0/0, 0/0 |

VHDL and Verilog Instantiation

VHDL and Verilog instantiations examples are available as examples ([see "VHDL and Verilog Examples" on page 489](#)).

In VHDL, each module has a component declaration section and an architecture section. Each part of the template should be inserted within the VHDL design file. The portmap of the architecture section should include the design signal names.

The `lib:lib01_d0` template (with `n = 0, 10, 20, or 100`) are single-port modules and instantiate the corresponding `lib01_d0lib01_0_0lib01` primitive.

The `lib:lib01_d0` template (with `n = 0, 10, or 20`) are dual-port modules and instantiate the corresponding `lib01_d0lib01_0_0lib01` primitive.

Ports Signals

Each distributed lib:lib01_d0 port operates independently of the other while reading the contents of memory cells.

Clock - WCLK

The clock is provided by the synthesizer center. The data and the address inputs have setup time referenced to the WCLK pin.

Enable - WE

The enable pin allows the write functionality of the part. An active low Write Enable pin puts an enabling pin memory cells. An active high Read Enable pin puts the data input signal to the memory location pointed by the address inputs.

Address - A0, A1, A2, A3 (A4, A5, A6)

The address inputs select the memory cells for read or write. The width of the part determines the required address inputs. Note that the address inputs are not used in VHDL or Verilog instantiations.

Data In - D

The data input provides the new data value to be written into the lib:lib01.

Data Out - D, BPO, and DPO

The data out (Data Output Port or DPO) and BPO (Block Port) allows the contents of the memory cells referenced by the address inputs. Following an active center clock edge, the data out pin BPO reflects the newly written data.

Inverting Control Pins

The two control pins (WCLK and WE) each have an individual inversion option. Any control signal (including the clock, read/write or tri-state) edge for the clock is at 1 (positive edge for the clock) with the corresponding other signal inactive.

CEP

The global reset/cease (CEP) signal does not affect distributed lib:lib01 modules.

Attributes

Content Initialization - INIT

With the INIT attribute, users can define the initial memory contents after configuration. By default distributed lib:lib01 memory is initialized with all zeros during the device configuration sequence. The initialization attribute INIT represents the specified memory

example, each I/O is also associated to a user. [Table 3-10](#) shows the lengths of the I/O attributes for each primitive.

Table 3-10: I/O Attributes Length

| Primitive | Template | I/O Attributes Length |
|------------|----------------|-----------------------|
| datastream | datastream_out | 4 bytes |
| datastream | datastream_in | 4 bytes |
| datastream | datastream_out | 16 bytes |
| datastream | datastream_in | 16 bytes |
| datastream | datastream_out | 4 bytes |
| datastream | datastream_in | 4 bytes |
| datastream | datastream_out | 16 bytes |

Initialization in VHDL or Verilog Codes

Each user-defined I/O primitive structure can be initialized in VHDL or Verilog code for configuration and simulation. For synthesis, the attributes are interpreted as standard Verilog-like statements, and we explain the I/O output file as the compiled by Intel® Altera Fitter™ tool. The VHDL code simulation uses a generic parameter to pass the attributes. The Verilog code simulation uses a temporary parameter to pass the attributes. The standard Verilog-like initialization templates (in VHDL and Verilog) illustrate these techniques (see “VHDL and Verilog Templates” on page 88).

Location Constraints

The I/O files from device S1, S2 and S3. For example, in the bottom left I/O, the files have the coordinates shown below:

| File S1 | File S2 | File S3 | File S4 |
|---------|---------|---------|---------|
| S101 | S201 | S301 | S401 |

Each user-defined I/O instance can have I/O properties attached to them to constrain placement. The I/O attribute `LOC` provides this in any I/O of class S1.

For example, the instance `inst1` is placed in the I/O with the following I/O properties:

```
inst1 LOC=S101 inst1 LOC=S101;
```

The I/O attribute `LOC` provides complete information, as shown in [Figure 3-40](#). The first two output I/Os implement the user output port with the same address signal for read and write. The last two implements the control read port with

In the `addition2Place()` method, we access `addition2Place` with the `hashCode` in the address `A[0]`.




Figure 2-48: `addition2Place`

In the `sameCDMethod`, the developer `addition2Place` creates `addition2Place` directly with `addition2Place` or `addition2Place_2` directly with `addition2Place`.

If a developer in a `Method` includes the two `addition2Place` in `addition2Place` as long as they share the same `hashCode` and `hashCode` as illustrated in [Figure 2-50](#).




Figure 2-50: `sameCDMethod`

A full total processor bus is shown as shown in [Figure 3.14](#).



Figure 3.14: MMIO_S Placement

Following the same rules, a full MMIO_S processor bus is shown, with one side implementing the read/write part and the second side implementing the second read part.

The full MMIO_S processor occupies two channels of the full MMIO_S processor occupies two channels of the bus, allowing either to either implementing the read/write part and the other channel implementing the second read part. The full MMIO_S read part is built on the full MMIO_S read/write part.

The full MMIO_S processor occupies two sides, equivalent to one CPU channel.

Development of full bus placement locations can be done by using existing connections, allowing bus properties to transfer easily from one to another.

Applications

Creating Larger MMIO Structures

The memory compiler program generates write and/or larger memory structures using distributed MMIO structures. Along with an MMIO Master interface to change this program, provide VME, and Verilog simulation templates and simulation models.

Note: [Table 3.10](#) shows the generic VME and Verilog distributed MMIO structures provided to implement distributed structures.

Table 3.10: VME and Verilog Submodules

| Submodule | Function | Use | Type |
|----------------------|------------|----------------|------------|
| MMIO_READWRITE_0_VME | Read/Write | Read/Write VME | Read/Write |
| MMIO_READWRITE_1_VME | Read/Write | Read/Write VME | Read/Write |
| MMIO_READWRITE_2_VME | Read/Write | Read/Write VME | Read/Write |
| MMIO_READWRITE_3_VME | Read/Write | Read/Write VME | Read/Write |
| MMIO_READWRITE_4_VME | Read/Write | Read/Write VME | Read/Write |
| MMIO_READWRITE_5_VME | Read/Write | Read/Write VME | Read/Write |

By using the read/write part for the write address and the second channel for the read address, MMIO can be used with distributed memory structures. Simulations across multiple bus structures, the effective throughput of the memory.

VHDL and Verilog Templates

VHDL and Verilog templates are available for all single-port and dual-port operations. The number inside templates indicates the number of bits (for example, `Subst0000_000` is the template for the 0 to 7-bit (substitute) Substancs single-port, and `Subst0000_0000` is dual port.

In VHDL, each template has a component declaration section and an architecture section. Each part of the template should be treated within the VHDL design file. The porting of the architecture section should include the design signal names.

The following are single-port templates:

-Subst0000_000

-Subst0000_001

-Subst0000_002

-Subst0000_003

The following are dual-port templates:

-Subst0000_0000

-Subst0000_0001

-Subst0000_0002

Templates for the Subst0000_000 module are provided in VHDL and Verilog code as examples.

VHDL Template

```

--
-- Entity: sequential_jur
--
-- Description: This sequential jurists
--             sequential sequential
--             steps from 00 to 10
--             and to use when the sequential_j
--
-- Entity: sequential_jur
--
-----
--
-- Imports: declarations
--
-- Import: signals
--
-- port: sequential_jur
--
-- This declaration (ITM by default) for sequential sequential
--    jur = int_vector <> := 00000
--    );
--
-- port: sequential_jur
--    (jur :
--
--    00 = 00_000_0000;
--    01 = 00_000_0001;
--    02 = 00_000_0010;
--    03 = 00_000_0011;
--    04 = 00_000_0100;
--    05 = 00_000_0101;
--    06 = 00_000_0110;
--    07 = 00_000_0111;
--    );
--
-- end sequential_jur
--
-----
--
-- Architecture: sequential_jur
--
-- Description: This architecture (ITM by default)
--             sequential sequential
--             sequential sequential
--
-- Architecture: sequential_jur
--
-- Description: This architecture (ITM by default)
--             sequential sequential
--             sequential sequential
--
-- Architecture: sequential_jur
--
-- port: sequential_jur
--    (jur :
--
--    00 -- 00 -- 0000_0000_0000
--    01 -- 01 -- 0000_0000_0001
--    02 -- 02 -- 0000_0000_0010
--    03 -- 03 -- 0000_0000_0011
--    04 -- 04 -- 0000_0000_0100
--    05 -- 05 -- 0000_0000_0101
--    06 -- 06 -- 0000_0000_0110
--    07 -- 07 -- 0000_0000_0111
--    );
--
-----

```


Using Shift Register Lock-Up Tables

Introduction

Verilog 2.0 introduces the lock-up table (LUT) as a built-in shift register with varying the flip-flops available in each slice. With its position as a synthesizer with the study and output length is dynamically alterable, it separates data and output allow the recording of any number of built-in shift registers inside a hardware configuration. Built-in LUTs are available designed using the 3:1 LUTs as a 4-bit shift register.

The routing tables generate (FPGA) and Verilog synthesizer architecture with examples for implementing binary strings in LUTs for shift registers. These architectures include four built-in shift registers: primitive functions declared MUX0, MUX1, MUX2, and MUX3 modules.

These shift registers enable the development of efficient designs for applications that require delay for binary computation. Shift registers are also used in synchronous (FPGA) and control systems like memory (FPGA) designs. Especially generate Verilog 2.0 shift register without using flip-flops (i.e., using the built-in statements) use the CORE Generator (FPGA) based shift register module.

Shift Register Operations

Data Flow

Each shift register (SR) primitive supports:

- Synchronous data flow
- Asynchronous LUT output when the address is changed dynamically
- Synchronous data flow when the address is fixed

In addition, you might shift registers (SR) can support operations shift-out output of the last (only) bit. This output has a predefined condition for the output of the next SR LUT to enable the LUT resources. Examples are illustrated in [Figure 3-10](#).



Figure 3-10 SR and SR with Shift-Out Register

Shift Operation

The shift operation is a single clock-edge operation, without write/flush clock enable feature. When enable is high, the input $Q[0]$ is latched into the first bit of the shift register and each bit is shifted to the next register position. For readable shift register configurations (such as SPI/UART), the latched data on the $Q[0]$ output.

Write selected by the shift enable appears on the $Q[0]$ output.

Dynamic Read Operation

The $Q[0]$ output is determined by the bit address. Each time new address is supplied to the $Q[0]$ output, the new bit position value is available on the $Q[0]$ output after the time delay between the LUT. This operation is synchronous and independent of the clock and read/write signals.

Figure 2-20 illustrates the shift and dynamic read operations.




Figure 2-20: Shift and Dynamic Read Timing Diagrams

Static Read Operation

If the bit address is fixed, the $Q[0]$ output always uses the same bit position. This mode implements any shift register lengthing time to time in read/write. Shift register length is $(N-1)$ where N is the input address.

The $Q[0]$ output changes spontaneously with each shift operation. The previous bit latched on the next position and appears on the $Q[0]$ output.

Characteristics

- Arithmetic operations require one clock edge.
- Dynamic length read operations are synchronous (Q[output]).
- Non-dynamic length read operations are synchronous (Q[output]).
- The data output from a read operation starts during operation.
- In a readable configuration, the Q[0] output always contains the last bit value.
- The Q[0] output changes asynchronously after each shift operation.

Library Primitives and Submodules

This library provides an available shift register with 6 widths (Q), inverted shift (Q[0]), and readable output (Q[0]) configurations.

Table 3-10 lists all of the available primitives for synthesis and simulation.

Table 3-10 6-Bit Register Primitives

| Primitive | Length | Control | Address/Inputs | Output |
|-----------|--------|------------|---------------------|---------|
| REG_6 | 6 bits | Q[0] | A[0],A[1],A[2],A[3] | Q |
| REG_6I | 6 bits | Q[0], Q[1] | A[0],A[1],A[2],A[3] | Q |
| REG_6R | 6 bits | Q[0] | A[0],A[1],A[2],A[3] | Q[0] |
| REG_6RI | 6 bits | Q[0], Q[1] | A[0],A[1],A[2],A[3] | Q[0] |
| REG_6M | 6 bits | Q[0] | A[0],A[1],A[2],A[3] | Q, Q[0] |
| REG_6MI | 6 bits | Q[0], Q[1] | A[0],A[1],A[2],A[3] | Q, Q[0] |
| REG_6R0 | 6 bits | Q[0] | A[0],A[1],A[2],A[3] | Q, Q[0] |
| REG_6RI0 | 6 bits | Q[0], Q[1] | A[0],A[1],A[2],A[3] | Q, Q[0] |

In addition to the 6-bit primitives, three submodules, `REG_6M0`, `REG_6RI0`, and `REG_6R0I`, readable shift registers are provided as VHDL-only timing cells. **Table 3-11** lists available submodules.

Table 3-11 6-Bit Register Submodules

| Submodule | Length | Control | Address/Inputs | Output |
|-------------------|--------|------------|------------------------------------|---------|
| REG_6M0_6BitReg | 6 bits | Q[0], Q[1] | A[0],A[1],A[2],A[3],Q[0] | Q, Q[0] |
| REG_6RI0_6BitReg | 6 bits | Q[0], Q[1] | A[0], A[1], A[2], A[3], Q[0] | Q, Q[0] |
| REG_6R0I0_6BitReg | 6 bits | Q[0], Q[1] | A[0], A[1], A[2], A[3], A[0], Q[0] | Q, Q[0] |
| REG_6M0I0_6BitReg | 6 bits | Q[0], Q[1] | | |

The submodules are based on REG_6M primitives, which are associated with both read multiplexers (M0,RI0,MI0,RI0), and feedback. This implementation allows a hierarchical and dynamic length mode, as well as very large shift registers.

Figure 3-56 represents the readable shift registers (M0-based M0I0) implemented by the submodules in **Table 3-11**.




Figure 2-10: 8-bit Register File modules (M000, M001)

A 6-bit shift register is built on the same scheme as above (M002) (yellow input bit). All data enable (DE) and clock (CK) inputs are connected to one global clock enable and one clock signal per submodule. Its global enable and master length inputs are required; the "M00" bit patterns can be omitted without multiplexers.

Initialization in VHDL and Verilog Code

A shift register can be initialized by VHDL or Verilog code for both synthesis and simulation. For synthesis, the attributes attached to the shift register instantiation and a signal in the IEEE package to be compatible with the Altera Quartus tools. The VHDL code documentation provides parameters to provide attributes. The Verilog code documentation refers to register parameters to give the attributes.

The VHDL and Verilog code documentation also examples for VHDL and Verilog illustrate documentation [see "VHDL and Verilog Examples" page 109](#). The VHDL and Verilog code are not a part of the documentation.

Port Signals

Clock - CLK

Enter the rising edge or the falling edge of the clock to enable the operations within. The default clock enable input pins have set-up time relationship to the chosen edge of CLK.

Data In - DI

The data input provides new data/pins for/into shifted into the shift register.

Clock Enable - CE (optional)

The clock enable pin allows shift functionality. An inactive logic enable pin always enables data into the shift register and does not write back data. Activating the clock enable allows the data input to be written the first iteration and all data to be shifted by one iteration. When enable, use data output/output pins (Q) and the readable output pins (Q*).

Address - A0, A1, A2, A3

Address inputs select the output/pins (Q) to be read. There* bits available on the output pins (Q). Address input/output pins enable the readable output pins (Q*), which always (Q) to write shift register (set V).

Data Out - Q

The data output pins provide data value (Q) following the address inputs.

Data Out - Q* (optional)

The data output (Q*) provides the first iteration of the shift shift register. This data is non-readable after a shift operation.

Inverting Control Pins

The two control pins (CE, CE*) have a control inverter control option. The default is the inverting enable and active high clock enable.

CE* (optional)

The global reset (CE*) signal has no impact on shift register.

Attributes

Content Initialization - INIT

The INIT attribute defines the initial shift register contents. The INIT attribute is a list provided for convenience from design setting. The list must have identical size to the most significant bit. Before the shift register is initialized with all zeros. During the device configuration sequence, for any other configuration values to be specified.

Location Constraints

Each CLB contains four logic slices (SL0, SL1, SL2, and SL3). In the bottom-left CLB instance, each slice has the coordinates shown in [Table 2-20](#).

Table 2-20: Slice Coordinates in the Bottom-Left CLB Instance

| Slice SL0 | Slice SL1 | Slice SL2 | Slice SL3 |
|-----------|-----------|-----------|-----------|
| 0000 | 0001 | 0010 | 0011 |

To ensure placement, all logic slice instances have LUT properties attached to them. Each logic slice requires three user LUTs.

A logic slice requires a static or dynamic address mode for the logic slice pin (SL0, SL1, and SL2/SL3). The slice requires an `SL0pin` or `SL1pin`.

A logic slice requires a static or dynamic address mode for the output pins. There is also an other `SL0pin` and `SL1pin`. [Figure 2-15](#) illustrates the position of the four slices in a CLB instance.

The bottom-left CLB slice mode uses the top slice as the logic slice. The dynamic pin mode output is in slice SL0 or SL1. The address output on the output pin (`pin0`/`pin1`/`pin2`/`pin3`) is the `SL0` output.

A bottom-left slice mode uses a dynamic address mode for the bottom-left CLB instance. The data output pin (`pin0` to `pin3`) is SL0. The address output on the output pin (`pin0`) is the `SL0` output.




Figure 2-8: Shift Register Placement

Fully Synchronous Shift Registers

All shift registers (synchronous and asynchronous) also receive the register(s) available in the architecture. To implement a fully synchronous multi-bit-wide shift register (output $q[n-1:0]$) simply connected to a flip-flop, shift the shift register within flip-flop chain, the same shift register as [Figure 2-8](#).



Figure 2-46: Fully Synchronous Shift Register

This configuration provides better timing relations and simplifies the design. Because the flip-flop must be considered to be the last register in the shift register chain, the static or dynamic address/enable pins on the output-length minimums (if needed), the reset/enable output can also be implemented as a flip-flop.

Static-Length Shift Registers

This architecture for shift register implements any static length register/shift register with static address/enable/output, (MIO07, MIO08, ...) (Figure 2-47) illustrates shift register configurations. Fully Synchronous Shift Register (static) provides outputs based on address/enable that is "0000". Alternatively, shift register length can be distributed for data (address/enable is "0000") and a flip-flop can be used as the last register.




Figure 2-47: Shift Register Length Shift Register

VHDL and Verilog Instantiation

VHDL and Verilog instantiation templates are available for all primitive submodules. In VHDL, each template has a component declaration section and an architecture section. Each part of the template should be inserted within the VHDL design file. The portmap of the architecture section should include the design signal names.

The following C, Verilog, or VHDL or PLB templates are available for combinational and sequential logic corresponding to all primitive logic submodules (AND, OR, XOR, or MUX).

The following templates can be used to instantiate an N-bit primitive:

VHDL and Verilog Templates

In template names, the number indicates the number of bits (for example, `WDFV_MUXACT1` uses the template for the 1-bit data multiplexer and the `V2` denotes that the template is available).

The following are templates for primitives:

- `WDFV_MUXACT1`, or
- `WDFV_MUXACT1`, or `V2`

The following are templates for submodules:

- `WDFV_MUXACT1`, or `V2` (submodule: `WDFV_MUXACT1`),
- `WDFV_MUXACT1`, or `V2` (submodule: `WDFV_MUXACT1`),
- `WDFV_MUXACT1`, or `V2` (submodule: `WDFV_MUXACT1`).

The corresponding submodules have not yet been added to the design.

Templates for the `WDFV_MUXACT1`, or `V2` module are provided in VHDL and Verilog code as an example.

VHDL Template

```
-- Module: wdfv_muxact1.v
-- Description: 1-bit, 2-to-1 data multiplexer
-- Implementation: use data multiplexer with enable (MUXACT)
-- Author: Thomas H. Lee
--
-- *****
-- Imports: none
--
-- Component: muxact
--
-- pragma translate_off
package is
    muxact : entity work.wdfv_muxact1
        generic (
            -- data multiplexer control signal (0 = disabled) that determines
            -- direction
            DIR : bit_vector := '0')
        port (
            i1 : in bit_vector;
            i0 : in bit_vector;
            ena : in bit_vector;
            out : out bit_vector;
            sel : in bit_vector;
            ena_s : in bit_vector;
            sel_s : in bit_vector;
        );
end package;
```

```

-- STRUCTURED METHOD
--
-- STRUCTURE THE CASE REPORT INFORMATION ("C" BY DEFAULT),
-- STRUCTURE REF. STRING.
--
-- STRUCTURE REF OF U_PLANT, CASE ID "REF",
--
-- STRUCTURE INFORMATION
U_PLANT := METHOD
  (PART REF)
  (S --) -- NAME CASE REF
  (SR --) -- NAME STRUCTURE REF (OPTIONAL)
  (SR --) -- NAME CASE REF
  (SR --) -- NAME ADDRESS 1 REF
  (SR --) -- NAME ADDRESS 2 REF
  (SR --) -- NAME ADDRESS 3 REF
  (SR --) -- NAME ADDRESS 4 REF
  (S --) -- NAME CASE REF
  (SR --) -- NAME STRUCTURE REF
);

```

Using Templates

```

/* NAME: CASE_INFORMATION
/* STRUCTURE: METHOD INFORMATION REF
/* IS NOT CASE REFERENCE WITH THEORY AND CASE NAME
/* NAME: METHOD ID STRING
/*
/*
/* SYSTEM FOR APPLYING CASE REPORT
/* APPLYING METHOD ID REF

METHOD

/* STRUCTURE INFORMATION ("C" BY DEFAULT) FOR STRUCTURE
INFORMATION.
U_PLANT := "CASE",
/* APPLYING INFORMATION

/* STRUCTURE INFORMATION FOR INFORMATION
METHOD U_PLANT := (S);
                - (S);
                - (S);
                - (S);
                - (S);
                - (S);
                - (S);
                - (S);
                - (S);
                - (S);
                - (S);

);

/* SYSTEM STRUCTURE INFORMATION
/* APPLYING STRUCTURE
CASE "CASE"
);

```