

Using Single-Ended SelectIO Resources

Summary

The SelectIO FPCAs series includes a highly configurable, high-performance single-ended SelectIO resource that supports a variety of I/O standards. The SelectIO resource includes numerous features, including programmable transmit output drive strength, slew rate, and impedance and built-in, fading softening of the flexibility of SelectIO resources for design considerations described in this document throughout and through operational usage.

Introduction

As FPCAs continue to grow in size and capacity, the larger and more complex systems designed for them demand an increased variety of I/O standards. Furthermore, as system designers continue to increase the size of high-performance I/O resources used, important Chip-to-Chip design flow and increasingly substantial impact on manufacturing speed. Instead of entering the design space, performance is becoming more difficult with the proliferation of lower-speed I/O standards. SelectIO resources provide potential problem by providing a highly configurable, high-performance alternative I/O resource used in non-conventional programmable devices.

Various SelectIO blocks can support up to 10 single-ended I/O standards. Supporting such a variety of I/O standards allows support for a wide variety of applications.

Each input/output block (IOB) includes an register, receives data from the input output and forms signals within the IOB. These registers are typically configured as either a 1-bit type flip-flop or an internal counter block. The purpose of having an Register is to allow designers to design their data rate (DRR) logic in the I/O blocks. Each pair of the flip-flop (FF) has different clockers than the flip-flops on the already two blocks with a 1-bit design phase shift to achieve DRR. All I/O flip-flops will share the same reset/preset line. The input buffer has an optional delay adjustment that guarantees a meet hold time requirement for input signals registered within the IOB.

Various SelectIO resources also provide dedicated resources for input reference voltage (V_{ref}) and input output source voltage (V_{source}), along with a convenient handling scheme that simplifies board design. Various signals and outputs are generated from I/OB. Differential amplifier inputs, output I/OB and I/OB, are generated from I/OB.

Fundamentals

Modern applications, powered by the larger and more influential components in the digital electronics industry, are increasingly integrated with a variety of I/O standards and interfaces to the outside of the application. The I/O standards provide opportunities to other vendors of the same product designed to interface with these applications. Each standard often has its own specifications for current, voltage, I/O buffering, and termination techniques.

The ability to provide the flexibility and drive to smaller advantages of programmable logic is increasingly dependent on the capability of the programmable logic device to support an ever-increasing variety of I/O standards.

SelectIO resources feature highly configurable input and output buffers that provide support for a wide variety of I/O standards. An input buffer can be configured as either a simple buffer or as a differential amplifier input. An output buffer can be configured as either a Push Pull output or an open-drain output. [Table 3-10](#) illustrates about the

source voltage (V_{DDIO}), but does not require a source of reference voltage (V_{DDIO}) or a fixed termination voltage (V_{TT}).

LPDIO000 - 1.8 Volt Low-Voltage CMOS

This standard is an extension of the I²C/M² standard. It is used in general purpose I²C applications. There is a reference voltage (V_{DDIO}) or a fixed termination voltage (V_{TT}) is not required.

LPDIO001 - 1.8 Volt Low-Voltage CMOS

This standard is an extension of the I²C/M² standard. It is used in general purpose I²C applications. There is a reference voltage (V_{DDIO}) or a fixed termination voltage (V_{TT}) is not required.

PCI - Peripheral Component Interface

The PCI standard specifies support for 33 MHz, 66 MHz and 133 MHz PCI bus applications. There is I/O V_{CC} input buffer and a Push-Pull output buffer. This standard does not require the use of reference voltage (V_{DDIO}) or a fixed termination voltage (V_{TT}). However, it does require a 1.5 V input overvoltage voltage (V_{DDIO}).

QTL - Gaming Transceiver Logic Terminated

The QTL standard is a high-speed standard (PHE) licensed by Texas Instruments. It has implemented the terminated version for the product. The standard requires a differential amplifier input buffer and a open drain output buffer.

QTLx - Gaming Transceiver Logic Plus

The Gaming Transceiver Logic Plus (QTLx) standard is a high-speed bus standard (PHE) first used by the Nintendo 64 Processor.

HSTL - High-Speed Transceiver Logic

The high speed Transceiver Logic (HSTL) standard is a general purpose high-speed I/O bus standard sponsored by Microware (PHE). This standard has four variations or classes: HSTL1, HSTL2, HSTL3, and HSTL4. This standard requires a differential amplifier input buffer and a push-pull output buffer.

HTSL - Single Series Terminated Logic for 3.3V

The high speed Transceiver Logic for 3.3V (HTSL) standard is a general purpose I/O memory bus standard also sponsored by Microware (PHE). This standard has two classes: HTSL1 (uses a Push-Pull output buffer) and HTSL2 (terminated). This standard requires a differential amplifier input buffer and a Push-Pull output buffer.

HTSL2 - Single Series Terminated Logic for 3.3V

The high speed Transceiver Logic for 3.3V (HTSL) standard is a general purpose I/O memory bus standard also sponsored by Microware (PHE). This standard has two classes: HTSL1 (uses a Push-Pull output buffer) and HTSL2 (terminated). This standard requires a differential amplifier input buffer and a Push-Pull output buffer.

ADP-000 - Advanced Graphics Port

The local ADP standard is a I/O Advanced Graphics Port (AGP) bus standard used with the Pentium Processor for graphics applications. This standard requires a Push-Pull output buffer and differential amplifier input buffer.

Library Symbols

The MicroLibrary includes numerous list of symbols designed to provide support for the coding of MicroVCO boards. Listed below are symbols representing variations of the integrated MicroVCO symbols.

- BLP (input buffer)
- OBLP (output buffer)
- OBLP (buffer output buffer)
- BBLP (input/output buffer)

BLP

Signals used as inputs to a Series II device must arrive on input buffers (BLP) or as external input pins. The generic Micro-BLP symbol is shown in [Figure 2-30](#). The connection to the bus name defines both I/O standard of the BLP user. The connection is BVTB when the generic BLP has no specific destination.



Figure 2-30: Input Buffer (BLP) Symbol

Table 2-10 details variations of the BLP symbol for single-ended Series II I/O standards.

Table 2-10: Variations of the BLP Symbol

BLP	BLP_P010_00
BLP_1VCMOS01	BLP_P010_01
BLP_1VCMOS02	BLP_P010_02
BLP_1VCMOS03	BLP_P010_03
BLP_1VCMOS04	BLP_P010_04
BLP_1VCMOS05	BLP_P010_05
BLP_1VCMOS06	BLP_P010_06
BLP_1VCMOS07	BLP_P010_07
BLP_1VCMOS08	BLP_P010_08
BLP_1VCMOS09	BLP_P010_09
BLP_1VCMOS10	BLP_P010_10
BLP_1VCMOS11	BLP_P010_11
BLP_1VCMOS12	BLP_P010_12
BLP_1VCMOS13	BLP_P010_13
BLP_1VCMOS14	BLP_P010_14
BLP_1VCMOS15	BLP_P010_15
BLP_1VCMOS16	BLP_P010_16
BLP_1VCMOS17	BLP_P010_17
BLP_1VCMOS18	BLP_P010_18
BLP_1VCMOS19	BLP_P010_19
BLP_1VCMOS20	BLP_P010_20
BLP_1VCMOS21	BLP_P010_21
BLP_1VCMOS22	BLP_P010_22
BLP_1VCMOS23	BLP_P010_23
BLP_1VCMOS24	BLP_P010_24
BLP_1VCMOS25	BLP_P010_25
BLP_1VCMOS26	BLP_P010_26
BLP_1VCMOS27	BLP_P010_27
BLP_1VCMOS28	BLP_P010_28
BLP_1VCMOS29	BLP_P010_29
BLP_1VCMOS30	BLP_P010_30
BLP_1VCMOS31	BLP_P010_31
BLP_1VCMOS32	BLP_P010_32
BLP_1VCMOS33	BLP_P010_33
BLP_1VCMOS34	BLP_P010_34
BLP_1VCMOS35	BLP_P010_35
BLP_1VCMOS36	BLP_P010_36
BLP_1VCMOS37	BLP_P010_37
BLP_1VCMOS38	BLP_P010_38
BLP_1VCMOS39	BLP_P010_39
BLP_1VCMOS40	BLP_P010_40
BLP_1VCMOS41	BLP_P010_41
BLP_1VCMOS42	BLP_P010_42
BLP_1VCMOS43	BLP_P010_43
BLP_1VCMOS44	BLP_P010_44
BLP_1VCMOS45	BLP_P010_45
BLP_1VCMOS46	BLP_P010_46
BLP_1VCMOS47	BLP_P010_47
BLP_1VCMOS48	BLP_P010_48
BLP_1VCMOS49	BLP_P010_49
BLP_1VCMOS50	BLP_P010_50
BLP_1VCMOS51	BLP_P010_51
BLP_1VCMOS52	BLP_P010_52
BLP_1VCMOS53	BLP_P010_53
BLP_1VCMOS54	BLP_P010_54
BLP_1VCMOS55	BLP_P010_55
BLP_1VCMOS56	BLP_P010_56
BLP_1VCMOS57	BLP_P010_57
BLP_1VCMOS58	BLP_P010_58
BLP_1VCMOS59	BLP_P010_59
BLP_1VCMOS60	BLP_P010_60
BLP_1VCMOS61	BLP_P010_61
BLP_1VCMOS62	BLP_P010_62
BLP_1VCMOS63	BLP_P010_63
BLP_1VCMOS64	BLP_P010_64
BLP_1VCMOS65	BLP_P010_65
BLP_1VCMOS66	BLP_P010_66
BLP_1VCMOS67	BLP_P010_67
BLP_1VCMOS68	BLP_P010_68
BLP_1VCMOS69	BLP_P010_69
BLP_1VCMOS70	BLP_P010_70
BLP_1VCMOS71	BLP_P010_71
BLP_1VCMOS72	BLP_P010_72
BLP_1VCMOS73	BLP_P010_73
BLP_1VCMOS74	BLP_P010_74
BLP_1VCMOS75	BLP_P010_75
BLP_1VCMOS76	BLP_P010_76
BLP_1VCMOS77	BLP_P010_77
BLP_1VCMOS78	BLP_P010_78
BLP_1VCMOS79	BLP_P010_79
BLP_1VCMOS80	BLP_P010_80
BLP_1VCMOS81	BLP_P010_81
BLP_1VCMOS82	BLP_P010_82
BLP_1VCMOS83	BLP_P010_83
BLP_1VCMOS84	BLP_P010_84
BLP_1VCMOS85	BLP_P010_85
BLP_1VCMOS86	BLP_P010_86
BLP_1VCMOS87	BLP_P010_87
BLP_1VCMOS88	BLP_P010_88
BLP_1VCMOS89	BLP_P010_89
BLP_1VCMOS90	BLP_P010_90
BLP_1VCMOS91	BLP_P010_91
BLP_1VCMOS92	BLP_P010_92
BLP_1VCMOS93	BLP_P010_93
BLP_1VCMOS94	BLP_P010_94
BLP_1VCMOS95	BLP_P010_95
BLP_1VCMOS96	BLP_P010_96
BLP_1VCMOS97	BLP_P010_97
BLP_1VCMOS98	BLP_P010_98
BLP_1VCMOS99	BLP_P010_99
BLP_1VCMOS100	BLP_P010_100

When the BLP symbol supports a 1/0 standard that requires a differential amplifier input, the BLP is automatically configured as a differential amplifier input pin. The bus voltage I/O standards with a differential amplifier input require an external reference voltage input V_{REF} .

The reference voltage signal is "traced" within the Series II device via a half-bridge, such that the bridge legs share average impedance Z_{avg} from internally. For a representative Series II I/O board, see [Figure 2-31](#). With a matched impedance on all wiring paths a 1/0 pin is automatically configured as a bus input after placing a differential amplifier input approximation plus V_{REF} from the same internal reference drive all I/O pins configured as a V_{REF} input.

EMF placement restrictions require that any differential signaling input signals within a board be of the same standard. There is typically a specific location for the EMF on the PCB property as described below. [Table 3.10](#) summarizes compatibility requirements of various I/O input standards.

An optional delay element in the input line path is associated with each EMF. When the EMF allows a flip-flop within the IC, the delay element is controlled by default with one or more I/O pull-up requirements at the device input pin. The `EMF_DELAY` (EMF) property is within this default, thus reducing the input set-up time, but taking clock management.

When the EMF does not drive a flip-flop within the IC, the delay element is controlled by default to provide a better input set-up time. To delay the input signal, deactivate the delay element with the `EMF_DELAY` (EMF) property.



Figure 3.10: Without EMF Border Top View for Flip-Flop Packages (FF & BF)



Figure 3.11: Without EMF Border Top View for Non-Flip-Flop Packages (SN, PL, & BL)

Table 3.10: EMF Input Standard Compatibility Requirements

Mode 1	Compatible with the other V_{DD1} and V_{DD2} on the board within the constraints.
Mode 2	Compatible for dual I/Os, V_{DD1} on the board within the constraints with the standard that has the same V_{DD1} on the board.

OBUP

An OBUP receiver outputs through an external component. **Figure 2-70** shows the generic output buffer (OBUP) symbol.



Figure 2-70 Generic Output Buffer (OBUP) symbol

The receiver buffer has two attributes which I/O Connect for OBUP uses. With the receiver attributes specified for the generic OBUP symbol, the placement assistant is able to connect OBUPs with data bus strengths.

The OBUP and OBUPM symbols can additionally support one of two data bus modes to minimize transitions. By setting the data bus attribute supported in a receiver, minimum power-loss transitions, when connecting non-critical signals.

OBUP and OBUPM output buffers have relative data strengths. The format for these OBUP symbol names is as follows:

`OBUP_{value}_{mode}_{value}_strength`

`value_mode` is either 0 (low-to-high) or 1 (high-to-low) and `value_strength` is specified in millivolts. For OBUP, OBUPM00, and OBUPM01, the supported data strengths are 0, 1, 2, 3, 4, 5, 6, 7, 8, and 9. For OBUPM10, and OBUPM11, the supported data strengths are 0, 1, 2, 3, 4, 5, 6, and 9.

Table 2-10 shows variations of the OBUP symbol.

Table 2-10 Variations of the OBUP Symbol

OBUP	OBUP_0_0_0_0	OBUP_1_0_0_0
OBUP_0_0	OBUP_0_0_0_0	OBUP_1_0_0_0
OBUP_0_1	OBUP_0_0_1_0	OBUP_1_0_1_0
OBUP_0_2	OBUP_0_0_2_0	OBUP_1_0_2_0
OBUP_0_3	OBUP_0_0_3_0	OBUP_1_0_3_0
OBUP_0_4	OBUP_0_0_4_0	OBUP_1_0_4_0
OBUP_0_5	OBUP_0_0_5_0	OBUP_1_0_5_0
OBUP_0_6	OBUP_0_0_6_0	OBUP_1_0_6_0
OBUP_0_7	OBUP_0_0_7_0	OBUP_1_0_7_0
OBUP_0_8	OBUP_0_0_8_0	OBUP_1_0_8_0
OBUP_0_9	OBUP_0_0_9_0	OBUP_1_0_9_0
OBUP_1_0	OBUP_0_1_0_0	OBUP_1_1_0_0
OBUP_1_1	OBUP_0_1_1_0	OBUP_1_1_1_0
OBUP_1_2	OBUP_0_1_2_0	OBUP_1_1_2_0
OBUP_1_3	OBUP_0_1_3_0	OBUP_1_1_3_0
OBUP_1_4	OBUP_0_1_4_0	OBUP_1_1_4_0
OBUP_1_5	OBUP_0_1_5_0	OBUP_1_1_5_0
OBUP_1_6	OBUP_0_1_6_0	OBUP_1_1_6_0
OBUP_1_7	OBUP_0_1_7_0	OBUP_1_1_7_0
OBUP_1_8	OBUP_0_1_8_0	OBUP_1_1_8_0
OBUP_1_9	OBUP_0_1_9_0	OBUP_1_1_9_0
OBUP_0_0_0_0	OBUP_0_0_0_0	OBUP_1_0_0_0
OBUP_0_0_0_1	OBUP_0_0_0_1	OBUP_1_0_0_1
OBUP_0_0_0_2	OBUP_0_0_0_2	OBUP_1_0_0_2
OBUP_0_0_0_3	OBUP_0_0_0_3	OBUP_1_0_0_3
OBUP_0_0_0_4	OBUP_0_0_0_4	OBUP_1_0_0_4

correct placement of a V_{CCIO} in the back with an ORFOLV-configured output mode “keeper” typically implemented a bidirectional I/O. In this case, the IOLP function corresponding V_{CCIO} are placed explicitly.

IOBUF

Use the IOBUF symbol for bidirectional signals that require both an input buffer and a tri-state output buffer with an active High tri-state pin. [Figure 4-37](#) shows the general input/output IOBUF buffer.



Figure 4-37: Input/Output Buffer Symbol (IOBUF)

The connection to the two pins defines which I/O standard the IOBUF uses. Without connection specified for the general IOBUF symbol, the standard needed is IUTL for input buffer and/or use IUTL for IUTL with tri-state drive strength for the output buffer.

The IUTL and IUTL/IOBUF pins additionally support one of the drive rates modes to minimize the impedance. By default, the drive rate for each output buffer is set to the minimum possible resistance, when receiving non-critical signals.

IUTL and IOBUF output buffers have selectable drive strengths. The format for these IOBUF symbols is as follows:

`IOBUF_{value}_{rate}_{drive_strength}`

`value` uses IUTL or IUTL/IOBUF and `drive_strength` is qualified in milliamperes. For IUTL, IUTL/IOBUF and IUTL/IOBUF the supported drive strengths are 4, 8, 16, 32, 64, and 128. For IUTL/IOBUF and IUTL/IOBUF, the supported drive strengths only are 4, 8, 16, and 32. [Table 4-18](#) details variations of the IOBUF symbol.

Table 4-18: Variations of the IOBUF Symbol

IOBUF	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_4_16	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_8_16	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_16_16	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_32_16	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_64_16	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_128_16	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_4_32	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_8_32	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_16_32	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_32_32	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_64_32	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}
IOBUF_128_32	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}	IOBUF_{IUTL/IOBUF}_{rate}_{drive_strength}

Table 2-10: Variations of the IIRMP Symbol (continued)

IIRMP_P_1	IIRMP_CONFIGURATION_P_1a	IIRMP_CONFIGURATION_P_1b
IIRMP_P_2	IIRMP_CONFIGURATION	IIRMP_CONFIGURATION_P_2a
IIRMP_P_3	IIRMP_CONFIGURATION_P_3	IIRMP_CONFIGURATION
IIRMP_P_4	IIRMP_CONFIGURATION_P_4	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION	IIRMP_CONFIGURATION_P_4	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1	IIRMP_CONFIGURATION_P_1	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2	IIRMP_CONFIGURATION_P_2	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3	IIRMP_CONFIGURATION_P_3	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4	IIRMP_CONFIGURATION_P_4	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1a	IIRMP_CONFIGURATION_P_1a	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1b	IIRMP_CONFIGURATION_P_1b	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2a	IIRMP_CONFIGURATION_P_2a	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2b	IIRMP_CONFIGURATION_P_2b	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3a	IIRMP_CONFIGURATION_P_3a	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3b	IIRMP_CONFIGURATION_P_3b	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4a	IIRMP_CONFIGURATION_P_4a	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4b	IIRMP_CONFIGURATION_P_4b	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1c	IIRMP_CONFIGURATION_P_1c	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1d	IIRMP_CONFIGURATION_P_1d	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1e	IIRMP_CONFIGURATION_P_1e	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1f	IIRMP_CONFIGURATION_P_1f	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1g	IIRMP_CONFIGURATION_P_1g	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1h	IIRMP_CONFIGURATION_P_1h	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1i	IIRMP_CONFIGURATION_P_1i	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1j	IIRMP_CONFIGURATION_P_1j	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1k	IIRMP_CONFIGURATION_P_1k	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1l	IIRMP_CONFIGURATION_P_1l	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1m	IIRMP_CONFIGURATION_P_1m	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1n	IIRMP_CONFIGURATION_P_1n	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1o	IIRMP_CONFIGURATION_P_1o	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1p	IIRMP_CONFIGURATION_P_1p	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1q	IIRMP_CONFIGURATION_P_1q	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1r	IIRMP_CONFIGURATION_P_1r	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1s	IIRMP_CONFIGURATION_P_1s	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1t	IIRMP_CONFIGURATION_P_1t	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1u	IIRMP_CONFIGURATION_P_1u	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1v	IIRMP_CONFIGURATION_P_1v	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1w	IIRMP_CONFIGURATION_P_1w	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1x	IIRMP_CONFIGURATION_P_1x	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1y	IIRMP_CONFIGURATION_P_1y	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_1z	IIRMP_CONFIGURATION_P_1z	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2c	IIRMP_CONFIGURATION_P_2c	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2d	IIRMP_CONFIGURATION_P_2d	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2e	IIRMP_CONFIGURATION_P_2e	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2f	IIRMP_CONFIGURATION_P_2f	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2g	IIRMP_CONFIGURATION_P_2g	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2h	IIRMP_CONFIGURATION_P_2h	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2i	IIRMP_CONFIGURATION_P_2i	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2j	IIRMP_CONFIGURATION_P_2j	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2k	IIRMP_CONFIGURATION_P_2k	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2l	IIRMP_CONFIGURATION_P_2l	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2m	IIRMP_CONFIGURATION_P_2m	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2n	IIRMP_CONFIGURATION_P_2n	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2o	IIRMP_CONFIGURATION_P_2o	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2p	IIRMP_CONFIGURATION_P_2p	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2q	IIRMP_CONFIGURATION_P_2q	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2r	IIRMP_CONFIGURATION_P_2r	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2s	IIRMP_CONFIGURATION_P_2s	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2t	IIRMP_CONFIGURATION_P_2t	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2u	IIRMP_CONFIGURATION_P_2u	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2v	IIRMP_CONFIGURATION_P_2v	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2w	IIRMP_CONFIGURATION_P_2w	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2x	IIRMP_CONFIGURATION_P_2x	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2y	IIRMP_CONFIGURATION_P_2y	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_2z	IIRMP_CONFIGURATION_P_2z	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3c	IIRMP_CONFIGURATION_P_3c	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3d	IIRMP_CONFIGURATION_P_3d	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3e	IIRMP_CONFIGURATION_P_3e	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3f	IIRMP_CONFIGURATION_P_3f	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3g	IIRMP_CONFIGURATION_P_3g	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3h	IIRMP_CONFIGURATION_P_3h	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3i	IIRMP_CONFIGURATION_P_3i	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3j	IIRMP_CONFIGURATION_P_3j	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3k	IIRMP_CONFIGURATION_P_3k	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3l	IIRMP_CONFIGURATION_P_3l	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3m	IIRMP_CONFIGURATION_P_3m	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3n	IIRMP_CONFIGURATION_P_3n	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3o	IIRMP_CONFIGURATION_P_3o	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3p	IIRMP_CONFIGURATION_P_3p	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3q	IIRMP_CONFIGURATION_P_3q	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3r	IIRMP_CONFIGURATION_P_3r	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3s	IIRMP_CONFIGURATION_P_3s	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3t	IIRMP_CONFIGURATION_P_3t	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3u	IIRMP_CONFIGURATION_P_3u	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3v	IIRMP_CONFIGURATION_P_3v	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3w	IIRMP_CONFIGURATION_P_3w	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3x	IIRMP_CONFIGURATION_P_3x	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3y	IIRMP_CONFIGURATION_P_3y	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_3z	IIRMP_CONFIGURATION_P_3z	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4c	IIRMP_CONFIGURATION_P_4c	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4d	IIRMP_CONFIGURATION_P_4d	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4e	IIRMP_CONFIGURATION_P_4e	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4f	IIRMP_CONFIGURATION_P_4f	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4g	IIRMP_CONFIGURATION_P_4g	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4h	IIRMP_CONFIGURATION_P_4h	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4i	IIRMP_CONFIGURATION_P_4i	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4j	IIRMP_CONFIGURATION_P_4j	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4k	IIRMP_CONFIGURATION_P_4k	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4l	IIRMP_CONFIGURATION_P_4l	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4m	IIRMP_CONFIGURATION_P_4m	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4n	IIRMP_CONFIGURATION_P_4n	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4o	IIRMP_CONFIGURATION_P_4o	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4p	IIRMP_CONFIGURATION_P_4p	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4q	IIRMP_CONFIGURATION_P_4q	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4r	IIRMP_CONFIGURATION_P_4r	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4s	IIRMP_CONFIGURATION_P_4s	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4t	IIRMP_CONFIGURATION_P_4t	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4u	IIRMP_CONFIGURATION_P_4u	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4v	IIRMP_CONFIGURATION_P_4v	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4w	IIRMP_CONFIGURATION_P_4w	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4x	IIRMP_CONFIGURATION_P_4x	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4y	IIRMP_CONFIGURATION_P_4y	IIRMP_CONFIGURATION
IIRMP_CONFIGURATION_P_4z	IIRMP_CONFIGURATION_P_4z	IIRMP_CONFIGURATION

When the IIRMP symbol supports an I/O standard that requires a differential amplifier input, IIRMP is automatically configured as a differential amplifier input unless Low-Voltage I/O standards with a differential amplifier input require an external reference voltage input V_{ref}.

The reference voltage signal is "traced" within the IIRMP device via a full-edge trace such that the full package pins provide independent trace back to the IIRMP input. A representation of the IIRMP I/O trace can be found in [Figure 2-10](#). When not used, approximately one of every twelve I/O pins is automatically configured as V_{ref} input that provides a differential amplifier input signal within given V_{ref} back, the user should understand that all I/O pins configured as V_{ref} input.

IIRMP placement requires no external amplifier input signal within a back pin of the same standard.

Additional constraints on IIRMP I/O IIRMP placement requires that within given V_{ref} back each IIRMP share the same reference pin voltage. In particular with the user V_{ref} signal input back, that does not require V_{ref} can be placed within any V_{ref} back. The IIRMP property accordingly a function for the IIRMP.

An optional delay element is available for the input path to each IIRMP. When the IIRMP device and input delay delay within IIRMP, the delay element is activated by default to ensure the user full-edge signal. Therefore the delay can be the IIRMP I/O IIRMP property.

In the case where the IIRMP does not drive an input delay within the IIRMP, the delay element automatically default supports higher performance. In delay the input signal, device on the delay element with the IIRMP I/O IIRMP property.

Logic output buffers and bidirectional buffers are three output pull-up options. A weak pull-down resistor is a weak “buffer” driver. Configurable buffers are added to the appropriate output for the output mode of the I/O pin (PULLUP, PUA, SLEWDR, or SLEWDRD).

Selected Properties

Access to some selected I/O features (for example, location constraints, input delay, output drive strength, and slew rate) is available through properties associated with these features.

Input Delay Properties

An optional delay element is associated with the input path to each I/O pin. When the I/O pin driver multiplexes flip-flop output to the I/O pin, the delay element activates. By default, it meets the user-defined time requirements. Override this default with the `IOBUF_DELAY` or `IOBUF` property.

In the case where the I/O pin does not drive an input flip-flop within the I/O pin, the delay element is automatically disabled to provide higher performance. To delay the input signal, activate the delay element with the `IOBUF_DELAY` or `IOBUF` property.

I/O Flip-Flop/Latch Properties

The I/O pin output I/OBUF and I/O latch I/OFLIPFLOP include non-optimal designs on the input path, non-optimal registers on the output path, and non-optimal registers on the logic output pin. The design team communicates with us occasionally when all usage of these registers when the following option for the IAA program is specified:

`Map_pin_options`.

Alternatively, the I/O pin I/OBUF property can be placed on a register to limit the support to generate registers on I/O.

The two registers for each path make designing double-drive pins (DD) high speed. Register clock pins of the registers have separate clock inputs, which can be driven by either the positive edge or the negative edge of the clock. Users can use both edges of the clock to clock data in and out from the I/O pin. For details on DD, see “Using DD in I/O” on page 106.

Location Constraints

Specify the location of each selected I/O pin with the location constraint LOC specified to the I/OBUF property. The constraint pin identifier indicates the value of the location constraint. The format of the pin identifier depends on the package chosen for the specified design.

The LOC properties use the following form:

- `LOC=PAD`
- `LOC=PIN`

Output Drive Rate Property

As mentioned above, a variety of output drivers provides the option of driving the desired drive rate for the output buffers. In the case of the I/OBUF or I/OFLIPFLOP output buffers (I/OBUF_OUTPUT and I/OFLIPFLOP), drive rate controls are alternatively programmed with the I/OBUF_OUTPUT property. By default, the drive rate for each output I/OBUF_OUTPUT is minimum power-over time constraints when switching non-critical signals. The I/OBUF_OUTPUT property has one of the two following values:

- `IOBUF_OUTPUT=IOA2R`
- `IOBUF_OUTPUT=IOA2D`

Termination Techniques

A variety of termination techniques reduce the impact of transmission-line effects.

The following are common termination techniques:

- None
- Series
- Parallel (flow)
- Series and Parallel (series-flow)

Input termination techniques include the following:

- None
- Parallel (flow)

These termination techniques can be applied in any combination. A graphic example of each combination of termination methods appears in [Figure 3-38](#).




Figure 3-38 Overview of Standalone Input and Output Termination Methods

Simultaneous Switching Guidelines

Ground bounce can occur with high-speed digital ICs when multiple outputs change state simultaneously, causing unbalanced transient behavior on an output or in the internal logic. This problem is also related to the Simultaneous Switching Output (SSO) problem.

Ground bounce is primarily due to current changes in the common return traces of ground pins, bond wires, and ground connections. The IC manufacturer's datasheet lists the maximum current ground-to-output current limit for the maximum number of active outputs when multiple outputs change state simultaneously.

Ground bounce affects multiple line outputs and all inputs because they interpret the incoming signal by comparing it to the internal ground. If the ground bounce amplitude exceeds the signal-to-noise margin, false nonswitching output can be interpreted as a short pulse with opposite polarity to the ground bounce. [Table 3-37](#) provides the guidelines for the maximum number of simultaneous switching outputs allowed per output pin or ground pin to avoid the effects of ground bounce. Refer to [Table 3-38](#) for the number of effective output pins (ground pins for each I/O pin) for each I/O pin for each package combination.

Table 3-10: Guidelines for the Number of Simultaneously Existing Outputs per Power/Control Path (Continued)

Standard	Pathways			
	Primary/Control	DC	Secondary/AC	Intermittent
IEEE3870_1_100	20	20	100	10
IEEE3870_1_150	20	20	150	10
IEEE3870_1_200	20	20	200	10
IEEE3870_1_250	20	20	250	10
IEEE3870_1_300	20	20	300	10
IEEE3870_1_350	20	20	350	10
IEEE3870_1_400	20	20	400	10
IEEE3870_1_450	20	20	450	10
IEEE3870_1_500	20	20	500	10
IEEE3870_1_550	20	20	550	10
IEEE3870_1_600	20	20	600	10
IEEE3870_1_650	20	20	650	10
IEEE3870_1_700	20	20	700	10
IEEE3870_1_750	20	20	750	10
IEEE3870_1_800	20	20	800	10
IEEE3870_1_850	20	20	850	10
IEEE3870_1_900	20	20	900	10
IEEE3870_1_950	20	20	950	10
IEEE3870_1_1000	20	20	1000	10
IEEE3870_1_1050	20	20	1050	10
IEEE3870_1_1100	20	20	1100	10
IEEE3870_1_1150	20	20	1150	10
IEEE3870_1_1200	20	20	1200	10
IEEE3870_1_1250	20	20	1250	10
IEEE3870_1_1300	20	20	1300	10
IEEE3870_1_1350	20	20	1350	10
IEEE3870_1_1400	20	20	1400	10
IEEE3870_1_1450	20	20	1450	10
IEEE3870_1_1500	20	20	1500	10
IEEE3870_1_1550	20	20	1550	10
IEEE3870_1_1600	20	20	1600	10
IEEE3870_1_1650	20	20	1650	10
IEEE3870_1_1700	20	20	1700	10
IEEE3870_1_1750	20	20	1750	10
IEEE3870_1_1800	20	20	1800	10
IEEE3870_1_1850	20	20	1850	10
IEEE3870_1_1900	20	20	1900	10
IEEE3870_1_1950	20	20	1950	10
IEEE3870_1_2000	20	20	2000	10
IEEE3870_1_2050	20	20	2050	10
IEEE3870_1_2100	20	20	2100	10
IEEE3870_1_2150	20	20	2150	10
IEEE3870_1_2200	20	20	2200	10
IEEE3870_1_2250	20	20	2250	10
IEEE3870_1_2300	20	20	2300	10
IEEE3870_1_2350	20	20	2350	10
IEEE3870_1_2400	20	20	2400	10
IEEE3870_1_2450	20	20	2450	10
IEEE3870_1_2500	20	20	2500	10
IEEE3870_1_2550	20	20	2550	10
IEEE3870_1_2600	20	20	2600	10
IEEE3870_1_2650	20	20	2650	10
IEEE3870_1_2700	20	20	2700	10
IEEE3870_1_2750	20	20	2750	10
IEEE3870_1_2800	20	20	2800	10
IEEE3870_1_2850	20	20	2850	10
IEEE3870_1_2900	20	20	2900	10
IEEE3870_1_2950	20	20	2950	10
IEEE3870_1_3000	20	20	3000	10
IEEE3870_1_3050	20	20	3050	10
IEEE3870_1_3100	20	20	3100	10
IEEE3870_1_3150	20	20	3150	10
IEEE3870_1_3200	20	20	3200	10
IEEE3870_1_3250	20	20	3250	10
IEEE3870_1_3300	20	20	3300	10
IEEE3870_1_3350	20	20	3350	10
IEEE3870_1_3400	20	20	3400	10
IEEE3870_1_3450	20	20	3450	10
IEEE3870_1_3500	20	20	3500	10
IEEE3870_1_3550	20	20	3550	10
IEEE3870_1_3600	20	20	3600	10
IEEE3870_1_3650	20	20	3650	10
IEEE3870_1_3700	20	20	3700	10
IEEE3870_1_3750	20	20	3750	10
IEEE3870_1_3800	20	20	3800	10
IEEE3870_1_3850	20	20	3850	10
IEEE3870_1_3900	20	20	3900	10
IEEE3870_1_3950	20	20	3950	10
IEEE3870_1_4000	20	20	4000	10
IEEE3870_1_4050	20	20	4050	10
IEEE3870_1_4100	20	20	4100	10
IEEE3870_1_4150	20	20	4150	10
IEEE3870_1_4200	20	20	4200	10
IEEE3870_1_4250	20	20	4250	10
IEEE3870_1_4300	20	20	4300	10
IEEE3870_1_4350	20	20	4350	10
IEEE3870_1_4400	20	20	4400	10
IEEE3870_1_4450	20	20	4450	10
IEEE3870_1_4500	20	20	4500	10
IEEE3870_1_4550	20	20	4550	10
IEEE3870_1_4600	20	20	4600	10
IEEE3870_1_4650	20	20	4650	10
IEEE3870_1_4700	20	20	4700	10
IEEE3870_1_4750	20	20	4750	10
IEEE3870_1_4800	20	20	4800	10
IEEE3870_1_4850	20	20	4850	10
IEEE3870_1_4900	20	20	4900	10
IEEE3870_1_4950	20	20	4950	10
IEEE3870_1_5000	20	20	5000	10
IEEE3870_1_5050	20	20	5050	10
IEEE3870_1_5100	20	20	5100	10
IEEE3870_1_5150	20	20	5150	10
IEEE3870_1_5200	20	20	5200	10
IEEE3870_1_5250	20	20	5250	10
IEEE3870_1_5300	20	20	5300	10
IEEE3870_1_5350	20	20	5350	10
IEEE3870_1_5400	20	20	5400	10
IEEE3870_1_5450	20	20	5450	10
IEEE3870_1_5500	20	20	5500	10
IEEE3870_1_5550	20	20	5550	10
IEEE3870_1_5600	20	20	5600	10
IEEE3870_1_5650	20	20	5650	10
IEEE3870_1_5700	20	20	5700	10
IEEE3870_1_5750	20	20	5750	10
IEEE3870_1_5800	20	20	5800	10
IEEE3870_1_5850	20	20	5850	10
IEEE3870_1_5900	20	20	5900	10
IEEE3870_1_5950	20	20	5950	10
IEEE3870_1_6000	20	20	6000	10
IEEE3870_1_6050	20	20	6050	10
IEEE3870_1_6100	20	20	6100	10
IEEE3870_1_6150	20	20	6150	10
IEEE3870_1_6200	20	20	6200	10
IEEE3870_1_6250	20	20	6250	10
IEEE3870_1_6300	20	20	6300	10
IEEE3870_1_6350	20	20	6350	10
IEEE3870_1_6400	20	20	6400	10
IEEE3870_1_6450	20	20	6450	10
IEEE3870_1_6500	20	20	6500	10
IEEE3870_1_6550	20	20	6550	10
IEEE3870_1_6600	20	20	6600	10
IEEE3870_1_6650	20	20	6650	10
IEEE3870_1_6700	20	20	6700	10
IEEE3870_1_6750	20	20	6750	10
IEEE3870_1_6800	20	20	6800	10
IEEE3870_1_6850	20	20	6850	10
IEEE3870_1_6900	20	20	6900	10
IEEE3870_1_6950	20	20	6950	10
IEEE3870_1_7000	20	20	7000	10
IEEE3870_1_7050	20	20	7050	10
IEEE3870_1_7100	20	20	7100	10
IEEE3870_1_7150	20	20	7150	10
IEEE3870_1_7200	20	20	7200	10
IEEE3870_1_7250	20	20	7250	10
IEEE3870_1_7300	20	20	7300	10
IEEE3870_1_7350	20	20	7350	10
IEEE3870_1_7400	20	20	7400	10
IEEE3870_1_7450	20	20	7450	10
IEEE3870_1_7500	20	20	7500	10
IEEE3870_1_7550	20	20	7550	10
IEEE3870_1_7600	20	20	7600	10
IEEE3870_1_7650	20	20	7650	10
IEEE3870_1_7700	20	20	7700	10
IEEE3870_1_7750	20	20	7750	10
IEEE3870_1_7800	20	20	7800	10
IEEE3870_1_7850	20	20	7850	10
IEEE3870_1_7900	20	20	7900	10
IEEE3870_1_7950	20	20	7950	10
IEEE3870_1_8000	20	20	8000	10
IEEE3870_1_8050	20	20	8050	10
IEEE3870_1_8100	20	20	8100	10
IEEE3870_1_8150	20	20	8150	10
IEEE3870_1_8200	20	20	8200	10
IEEE3870_1_8250	20	20	8250	10
IEEE3870_1_8300	20	20	8300	10
IEEE3870_1_8350	20	20	8350	10
IEEE3870_1_8400	20	20	8400	10
IEEE3870_1_8450	20	20	8450	10
IEEE3870_1_8500	20	20	8500	10
IEEE3870_1_8550	20	20	8550	10
IEEE3870_1_8600	20	20	8600	10
IEEE3870_1_8650	20	20	8650	10
IEEE3870_1_8700	20	20	8700	10
IEEE3870_1_8750	20	20	8750	10
IEEE3870_1_8800	20	20	8800	10
IEEE3870_1_8850	20	20	8850	10
IEEE3870_1_8900	20	20	8900	10
IEEE3870_1_8950	20	20	8950	10
IEEE3870_1_9000	20	20	9000	10
IEEE3870_1_9050	20	20	9050	10
IEEE3870_1_9100	20	20	9100	10
IEEE3870_1_9150	20	20	9150	10
IEEE3870_1_9200	20	20	9200	10
IEEE3870_1_9250	20	20	9250	10
IEEE3870_1_9300	20	20	9300	10
IEEE3870_1_9350	20	20	9350	10
IEEE3870_1_9400	20	20	9400	10
IEEE3870_1_9450	20	20	9450	10
IEEE3870_1_9500	20	20	9500	10
IEEE3870_1_9550	20	20	9550	10
IEEE3870_1_9600	20	20	9600	10
IEEE3870_1_9650	20	20	9650	10
IEEE3870_1_9700	20	20	9700	10
IEEE3870_1_9750	20	20	9750	10
IEEE3870_1_9800	20	20	9800	10
IEEE3870_1_9850	20	20	9850	10
IEEE3870_1_9900	20	20	9900	10
IEEE3870_1_9950	20	20	9950	10
IEEE3870_1_10000	20	20	10000	10

Table 2-10: Limitations for Max Number of Simultaneously Switching Outputs per Power MOSFET Pair (Continued)

Standard	Package			
	PowerSO8	TO-18	PowerSO8	PowerSO8
100A-MOSFET_04_020V	10	5	5	5
100A-MOSFET_04_030V	7	5	5	5
100A-MOSFET_04_040V	10	10	10	10
100A-MOSFET_04_050V	10	10	10	10
100A-MOSFET_04_060V	17	10	10	10
100A-MOSFET_04_070V	10	10	10	7
100A-MOSFET_04_080V	10	5	5	5
100A-MOSFET_04_090V	5	5	5	5
100A-MOSFET_04_100V	5	5	5	5
100A-MOSFET_04_120V	5	5	5	5
100A_040V	4	5	5	5
100A_050V	5	5	5	5
100A_060V	4	5	5	5
100A_070V	5	5	5	5
100A_080V	10	10	10	10
100A_090V	17	10	10	10
100A_100V	10	5	5	5
100A_120V	7	5	5	5
100A_150V	5	5	5	5
100A_180V	5	5	5	5
100A_200V	5	5	5	5
100A_220V	5	5	5	5
100A_240V	5	5	5	5
100A_260V	5	5	5	5
100A_280V	5	5	5	5
100A_300V	5	5	5	5
100A_320V	5	5	5	5
100A_340V	5	5	5	5
100A_360V	5	5	5	5
100A_380V	5	5	5	5
100A_400V	5	5	5	5
100A_420V	5	5	5	5
100A_440V	5	5	5	5
100A_460V	5	5	5	5
100A_480V	5	5	5	5
100A_500V	5	5	5	5
100A_520V	5	5	5	5
100A_540V	5	5	5	5
100A_560V	5	5	5	5
100A_580V	5	5	5	5
100A_600V	5	5	5	5
100A_620V	5	5	5	5
100A_640V	5	5	5	5
100A_660V	5	5	5	5
100A_680V	5	5	5	5
100A_700V	5	5	5	5
100A_720V	5	5	5	5
100A_740V	5	5	5	5
100A_760V	5	5	5	5
100A_780V	5	5	5	5
100A_800V	5	5	5	5
100A_820V	5	5	5	5
100A_840V	5	5	5	5
100A_860V	5	5	5	5
100A_880V	5	5	5	5
100A_900V	5	5	5	5
100A_920V	5	5	5	5
100A_940V	5	5	5	5
100A_960V	5	5	5	5
100A_980V	5	5	5	5
100A_1000V	5	5	5	5

QTL

A sample circuit illustrating a valid termination technique for QTL is shown in **Figure 4.5b**.



Figure 4.5b QTL Termination

Table 4.5b lists DC voltage specifications.

Table 4.5b QTL Voltage Specifications

Parameter	Min.	Typ.	Max.
V_{DD}	—	5.0 V	—
$V_{DD} \pm 1\%$ (1000)	±0.05	±0.0	±0.05
V_{DD}	±0.05	±0.0	±0.05
$V_{DD} \pm V_{DD} \pm 0.05$	±0.05	±0.0	—
$V_{DD} \pm V_{DD} \pm 0.05$	—	±0.05	±0.05
V_{DD}	—	—	—
V_{DD}	—	±0.0	±0.0
$V_{DD} \pm V_{DD} \pm 0.05$	—	—	—
Load at $V_{DD} \pm V_{DD} \pm 0.05$	0.0	—	—
Load at $V_{DD} \pm V_{DD} \pm 0.05$	—	—	0.0

Notes:

1. Transients greater than ± 0.05 V are not allowed for these signals.

QTL₂

Figure 4.5c shows a sample circuit illustrating a valid termination technique for QTL₂.



Figure 4.5c QTL₂ Termination

Table 3-20: Class 1¹ voltage specifications.

Table 3-20: HPL Voltage Specifications

Parameter	Min	Typ	Max
$V_{CE(sat)}$	—	—	—
$V_{CE(sat)}$ at $I_C = I_{C(sat)}$	0.05	0.1	0.15
$V_{CE(sat)}$ at $I_C = I_{C(sat)}$	0.05	0.1	0.15
$V_{CE(sat)}$ at $I_C = I_{C(sat)}$	0.05	0.1	—
$V_{CE(sat)}$ at $I_C = I_{C(sat)}$	—	0.1	0.15
$V_{CE(sat)}$	—	—	—
$V_{CE(sat)}$	0.1	0.2	0.3
$V_{CE(sat)}$ at $I_C = I_{C(sat)}$	—	—	—
$V_{CE(sat)}$ at $I_C = I_{C(sat)}$	0.1	—	—
$V_{CE(sat)}$ at $I_C = I_{C(sat)}$	—	—	0.1

¹Notes:

1. Transistor gain data requires external bias circuit equal to test.

HPL Class 1

Figure 3-20 shows a simple circuit illustrating a valid termination technique for HPL 1.



Figure 3-20: Terminated HPL Class 1

Table 3-21: Class 1¹ voltage specifications.

Table 3-21: HPL Class 1 Voltage Specifications

Parameter	Min	Typ	Max
$V_{CE(sat)}$	0.1	0.1	0.1
$V_{CE(sat)}$	0.05	0.05	0.05
$V_{CE(sat)}$	—	$V_{CE(sat)}$ 0.05	—
$V_{CE(sat)}$	$V_{CE(sat)}$ 0.05	—	—
$V_{CE(sat)}$	—	—	$V_{CE(sat)}$ 0.05
$V_{CE(sat)}$	$V_{CE(sat)}$ 0.05	—	—
$V_{CE(sat)}$	—	—	0.1
$V_{CE(sat)}$ at $I_C = I_{C(sat)}$	0	—	—
$V_{CE(sat)}$ at $I_C = I_{C(sat)}$	0	—	—

HBT, Class B
Figure 2-40 shows a sample circuit illustrating a valid termination technique for HBT₁.

HBT, Class B

Figure 2-40 Terminated HBT, Class B

Table 2-40 lists DC voltage specifications.

Table 2-40 HBT, Class B Voltage Specification

Parameter	min	typ	max
$V_{CE(sat)}$	1.0V	1.0V	1.0V
$V_{CE(max)}$	-	1.0V	-
V_{CE}	-	$V_{CE(sat)}$	-
V_{BE}	$V_{BE(sat)}$ + 0.1V	-	-
V_{BE}	-	-	$V_{BE(sat)}$ + 0.1V
V_{BE}	$V_{BE(sat)}$ + 0.4V	-	-
V_{BE}	-	-	1.4V
$V_{CE} \text{ at } I_{CE} = 100 \text{ mA}$	0.7V	-	-
$V_{CE} \text{ at } I_{CE} = 100 \text{ mA}$	0.7V	-	-

Notes:

1. In this graph, “0” is the value of interest for identifying the device grade. Negative values represent the magnitude of the voltage specified by the “min”.

HBT, Class B
Figure 2-41 shows a sample circuit illustrating a valid termination technique for HBT₁.

HBT, Class B

Figure 2-41 Terminated HBT, Class B

Table 3-10 shows IC voltage specifications.

Table 3-10: HSTL Class III Voltage Specification

Parameter	min	typ	max
V_{CC}	1.40	1.50	1.60
V_{CC}^{min}	—	1.50	—
V_{DD}	—	V_{CC}	—
V_{DD}	$V_{CC} + 0.1$	—	—
V_{DD}	—	—	$V_{CC} + 0.1$
V_{SS}	$V_{SS} - 0.4$	—	—
V_{SS}	—	—	0.4
$V_{DD} - V_{SS}^{min}$ (max)	—	—	—
$V_{DD} - V_{SS}^{max}$ (min)	0.1	—	—

Notes:

1. In this table, “—” indicates that the value of the parameter is not specified. The parameter is not specified because it is not applicable to the device.

HSTL Class IV

Figure 3-16 shows a sample driver circuit using an inverter/buffer technology for HSTL IV.

HSTL Class IV



Figure 3-16: Terminated HSTL Class IV

Table 3-11 shows IC voltage specifications.

Table 3-11: HSTL Class IV Voltage Specification

Parameter	min	typ	max
V_{CC}	1.40	1.50	1.60
V_{CC}^{min}	—	1.50	—
V_{DD}	—	V_{CC}	—
V_{DD}	$V_{CC} + 0.1$	—	—
V_{DD}	—	—	$V_{CC} + 0.1$
V_{SS}	$V_{SS} - 0.4$	—	—
V_{SS}	—	—	0.4
$V_{DD} - V_{SS}^{min}$ (max)	—	—	—
$V_{DD} - V_{SS}^{max}$ (min)	0.1	—	—

Notes:

1. In this table, “—” indicates that the value of the parameter is not specified. The parameter is not specified because it is not applicable to the device.

SETL3_1

Figure 2.48 shows a sample circuit illustrating a valid termination technique for SETL3_1.



Figure 2.48: Terminated SETL3_1

Table 2.47 lists DC voltage specifications.

Table 2.47: SETL3_1 Voltage Specifications

Parameter	Min	Typ	Max
V_{DD}	1.8	3.0	3.6
$V_{DD} - V_{CE(sat)}$	1.8	3.0	3.7
$V_{CE(sat)}$	0.0	0.0	0.7
$V_{DD} + V_{CE(sat)}$	1.8	3.7	3.9 ¹⁾
$V_{DD} + V_{CE(sat)}$	1.8 ²⁾	3.0	3.5
$V_{DD} + V_{CE(sat)}$	1.8	3.0	-
$V_{DD} + V_{CE(sat)}$	-	0.0	3.0
Input Rise (ps)	10	-	-
Input Fall (ps)	1	-	-

Notes:

- V_{DD} maximum is $V_{CE(sat)} + 0.5$
- V_{DD} maximum due to current in the device

SETL3_2

Figure 2.49 shows a sample circuit illustrating a valid termination technique for SETL3_2.



Figure 2.49: Terminated SETL3_2

Table 3-10 Data IC voltage specifications.

Table 3-10: BSS123 J Voltage Specifications

Parameter	Min	Typ	Max
$V_{CE(sat)}$	100	100	100
$V_{CE(sat)} + I_{CE(sat)} \times V_{CE(sat)}$	100	100	1.2
$V_{CE(sat)} + V_{CE(sat)}$	100	100	1.2
$V_{CE} + I_{CE(sat)} \times V_{CE}$	100	1.2	1000
$V_{CE} + V_{CE(sat)} \times I_{CE}$	1000	1.0	1.0
$V_{CE} + V_{CE(sat)} \times I_{CE}$	100	100	—
$V_{CE} + V_{CE(sat)} \times I_{CE}$	—	1.2	100
$V_{CE(sat)} + I_{CE(sat)} \times V_{CE}$	100	—	—
$V_{CE(sat)} + I_{CE(sat)} \times V_{CE}$	100	—	—

Notes:

- V_{CE} maximum $V_{CE(sat)} = 100$
- V_{CE} maximum when $I_{CE} = 100$ mA in the forward.

BSS123 J

Figure 3-10 shows a sample circuit illustrating a valid termination technique for BSS123 J.



Figure 3-10 Terminated BSS123 J

Table 3-11 Data IC voltage specifications.

Table 3-11: BSS123 J Voltage Specifications

Parameter	Min	Typ	Max
$V_{CE(sat)}$	100	100	100
$V_{CE(sat)} + I_{CE(sat)} \times V_{CE(sat)}$	100	1.20	1.00
$V_{CE(sat)} + V_{CE(sat)}$	100	1.20	1.00
$V_{CE} + I_{CE(sat)} \times V_{CE}$	100	1.20	1000
$V_{CE} + V_{CE(sat)} \times I_{CE}$	1000	1.20	1.00
$V_{CE} + V_{CE(sat)} \times I_{CE}$	100	1.00	100
$V_{CE} + V_{CE(sat)} \times I_{CE}$	100	1.00	100
$V_{CE(sat)} + I_{CE(sat)} \times V_{CE}$	100	—	—
$V_{CE(sat)} + I_{CE(sat)} \times V_{CE}$	100	—	—

Notes:

- Maximum gate drive is specified at 100 mA and less than an operating rate.
- V_{CE} maximum $V_{CE(sat)} = 100$
- V_{CE} maximum when $I_{CE} = 100$ mA in the forward.

DS12C01

Figure 2-48 shows a sample circuit illustrating a recommended technique for DS12C01.



Figure 2-48: Recommended DS12C01

Table 2-10 lists DC voltage specifications.

Table 2-10: DS12C01 Voltage Specifications

Parameter	Min	Typ	Max
V_{DD}	0.0	0.0	0.0
$V_{DD} > V_{DD} + V_{DD}$	1.00	1.00	1.00
$V_{DD} < V_{DD} - 100\mu$	0.00	0.00	0.00
$V_{DD} < V_{DD} - 0.00$	0.00	0.00	0.00
$V_{DD} < V_{DD} - 0.00$	0.00	0.00	0.00
$V_{DD} < V_{DD} - 0.00$	0.00	0.00	0.00
$V_{DD} < V_{DD} - 0.00$	0.00	0.00	0.00
$V_{DD} < V_{DD} - 0.00$	0.00	0.00	0.00
$V_{DD} < V_{DD} - 0.00$	0.00	0.00	0.00
$V_{DD} < V_{DD} - 0.00$	0.00	0.00	0.00
$V_{DD} < V_{DD} - 0.00$	0.00	0.00	0.00
$V_{DD} < V_{DD} - 0.00$	0.00	0.00	0.00
$V_{DD} < V_{DD} - 0.00$	0.00	0.00	0.00

Notes:

1. Minimum value that is required. 0.000 has the same value as 0.00.
2. V_{DD} minimum is $V_{DD} + 0.00$.
3. V_{DD} maximum has no value in the table.

PC00_3, PC00_3, and PC0X

Table 3-10 Data IC voltage specifications.

Table 3-10 PC00_3, PC00_3, and PC0X Voltage Specifications

Parameter	Min	Typ	Max
$V_{CC(boot)}$	0.0	0.0	0.0
V_{CC}	—	—	—
V_{DD}	—	—	—
$V_{CC} \text{ (boot)} + V_{CC(boot)}$	0.0	0.0	$V_{CC(boot)}$ (boot)
$V_{CC} \text{ (boot)} + V_{CC(boot)}$	—	0.0	0.0
$V_{CC} \text{ (boot)} + V_{DD}$	0.0	—	—
$V_{CC} \text{ (boot)} + V_{DD}$	—	—	0.0
$V_{CC} \text{ (boot)} + V_{DD}$	0.0	—	—
$V_{CC} \text{ (boot)} + V_{DD}$	0.0	—	—

Notes:

1. Not applicable to the relevant specifications.

L277L

Table 3-11 Data IC voltage specifications.

Table 3-11 L277L Voltage Specifications

Parameter	Min	Typ	Max
$V_{CC(boot)}$	0.0	0.0	0.0
V_{CC}	—	—	—
V_{DD}	—	—	—
V_{CC}	0.0	—	0.0
V_{DD}	—	—	0.0
V_{CC}	0.0	—	—
V_{CC}	—	—	0.0
$V_{CC} \text{ (boot)} + V_{CC(boot)}$	—	—	—
$V_{CC} \text{ (boot)} + V_{CC(boot)}$	0.0	—	—

Notes:

1. The boot mode to lower drive current can be implemented.

LM50025
Table 2-10 Basic DC voltage specifications

Table 2-10 LM50025 Voltage Specifications

Parameter	Min	Typ	Max
V_{FB}	—	1.0	—
V_{FB}	—	—	—
V_{FB}	—	—	—
$V_{FB} \text{ (load) } \pm V_{FB}$	±0.5	—	—
$V_{FB} \text{ (load) } \pm V_{FB}$	±0.5	—	±0.5
$V_{FB} \text{ (load) } \pm V_{FB}$	—	±0.5	—
V_{FB}	—	—	±0.5
$V_{FB} \text{ (load) } \pm V_{FB}$	±0.5	—	—
$V_{FB} \text{ (load) } \pm V_{FB}$	0.5	—	—

LM50025
Table 2-10 Basic DC voltage specifications

Table 2-10 LM50025 Voltage Specifications

Parameter	Min	Typ	Max
V_{FB}	1.0	1.0	1.0
V_{FB}	—	—	—
V_{FB}	—	—	—
$V_{FB} \text{ (load) } \pm V_{FB}$	±0.5	—	±0.5
$V_{FB} \text{ (load) } \pm V_{FB}$	±0.5	—	±0.5
$V_{FB} \text{ (load) } \pm V_{FB}$	1.0	—	—
V_{FB}	—	—	±0.5
$V_{FB} \text{ (load) } \pm V_{FB}$	±0.5	—	—
$V_{FB} \text{ (load) } \pm V_{FB}$	0.5	—	—

L9260D25

Table 3-10 shows DC voltage specifications.

Table 3-10: L9260D25 Voltage Specifications

Parameter	Min.	Typ.	Max.
V_{DD}	0.0	0.5	0.7
V_{DD}	-	-	-
V_{DD}	-	-	-
V_{DD}	0.7	-	0.8
V_{DD}	-0.5	-	0.7
V_{DD}	0.8	-	-
V_{DD}	-	-	0.8
V_{DD} at V_{DD} (pin 4)	-0.5	-	-
V_{DD} at V_{DD} (pin 5)	0.8	-	-

L9260D25

Table 3-10 shows DC voltage specifications.

Table 3-10: L9260D25 Voltage Specifications

Parameter	Min.	Typ.	Max.
V_{DD}	0.0	0.5	0.8
V_{DD}	-	-	-
V_{DD}	-	-	-
V_{DD}	0.8	-	0.8
V_{DD}	-0.5	-	0.8
V_{DD}	0.8	-	-
V_{DD}	-	-	0.8
V_{DD} at V_{DD} (pin 4)	-0.5	-	-
V_{DD} at V_{DD} (pin 5)	0.8	-	-

ADP-02
Note 4.15 See DC voltage specifications.

Table 2.10 ADP-02 Voltage Specifications

Parameter	Min	Typ	Max
V_{DD}	0V	0.0	0V
$V_{DD} = 0V \text{ \& } V_{DD} = 0V$	0.0V	0.0V	0.0V
V_{DD}	--	--	--
$V_{DD} \text{ \& } V_{DD} = 0V$	0.0V	0.0V	--
$V_{DD} \text{ \& } V_{DD} = 0V$	--	0.0V	0.0V
$V_{DD} = 0.0V \text{ \& } V_{DD}$	0V	0.0	--
$V_{DD} = 0V \text{ \& } V_{DD}$	--	0.0V	0.0V
$V_{DD} = 0V \text{ (0V)}$	None	--	--
$V_{DD} = 0V \text{ (0V)}$	None	--	--

Notes:

1. None is greater than or equal to 0V, and less than or equal to 0V.
2. Not applicable to the relevant specifications.