

Designing Sum of Products (SOP)

Introduction

Figure 3-1 shows a circuit that implements a dedicated two-input multiplexer (MUX) and a two-input OR gate (OR) to perform a sum-of-products (SOP) with AND and OR gates. These gates are the basic building blocks of any digital circuit. These gates can be connected in a chain to generate the truth table (AND functionality) across three 1-bit inputs. The output from the circuit is then combined with the dedicated OR gate to produce the desired Product(SOP).

Wire-Or CLB Resources

Each Virtex-II device has a MUX¹ which routes the output from the CLB as OR-OR² signal. Depending on the width of data desired, several devices can be cascaded to generate the SOP output. [Figure 3-1\(a\)](#) illustrates the logic implementation of generating a two-input OR gate in addition to the output of 1-bit to generate the necessary OR for the MUX¹ OR² when other 1-bit inputs are high, use the N_{mux} configuration with the output. This use of carry logic helps to perform AND functions at high-speed and across logic resources.




Figure 3-1(a) Implementing a two-input OR gate using MUX¹ and OR²

The output from the chain of AND gates is passed as one of the inputs of the MUX¹ and OR² gates (MUX¹ OR²) to calculate the SOP. Other OR² devices can be cascaded vertically across several CLBs, depending on the width of the input data. [Figure 3-1\(a\)](#) illustrates how the AND gates are being passed to through the OR² gates in a horizontal cascade, the case of which is the case of Product.




Figure 2-65: 16:16 Input NOR Design

Port Signals

AND_WIDTH Parameter

The width of each AND gate within the network.

PROD_TERM Parameter

The number of AND gates used along each vertical column.

AND_IN Parameter

Defines the AND gates. The total width of blocks calculated from the product of AND_WIDTH and PROD_TERM.

NOR_OUT Parameter

The size of Product (NOR) outputs from the network chain.

Applications

These logic gates can be used for various applications including very wide AND gates and Sum-of-Products (NOR) functions.

VHDL and Verilog Instantiation

To implement wide input AND functions, NAND's and OR's primitives can be instantiated in VHDL or Verilog code. The synthesizer only generates the hardware implementation if you provide a gate for any width of input data.

VHDL and Verilog Submodules

VHDL and Verilog submodules allow others to implement the overall circuit of wide input AND gates and OR gates in addition to the use of Primitives (PDP). The VHDL module provided can be grouped now, when the width of data enables production to be specified in the code. The Verilog module provides an example using hierarchical AND/ORs, with a choice of instantiation of data.

VHDL Templates

```

-- Module : and_ports
-- Description : an input and gate

-- Module : and_ports.vhdl
--
-----
library IEEE;
use IEEE.std_logic_arith all;
-- library IEEE;
-- use IEEE.std_logic_arith all;

entity and_ports is
  generic (
    input_width : integer := 16); -- must be a power of 2
  port (
    data_in : in std_logic_vector (input_width-1 downto 0);
    carry_in : in std_logic;
    out_data_ports : out std_logic);

architecture and_ports_arch of and_ports is

  component and2
    port (
      a : in std_logic;
      b : in std_logic;
      out : out std_logic);
  end component;

  component and3
    port (
      a : in std_logic;
      b : in std_logic;
      c : in std_logic;
      out : out std_logic);
  end component;

  signal out1 : std_logic;
  signal out2 : std_logic;
  signal out_ports_data : std_logic;

begin

  out_ports_data <= out1 and out2;

  out_ports_data <= out1 and out2;

end and_ports;

```


Writing Templates

```

// Module : test_pascal
// Description - to input and print
//
// Module : Testcase of Pascal
//-----
module test_pascal(test_pascal_in, test_pascal_out, test_pascal_error);
input (bit) test_pascal_in;
output test_pascal_out;
output test_pascal_error;

wire int i = 0;
wire int test_pascal;
wire int test_pascal_in, test_pascal_out, test_pascal_error;

test_pascal_in = test_pascal_in; test_pascal_out = test_pascal_out;
test_pascal_error = test_pascal_error;

test_pascal_in = test_pascal_in; test_pascal_out = test_pascal_out;
test_pascal_error = test_pascal_error;

test_pascal_in = test_pascal_in; test_pascal_out = test_pascal_out;
test_pascal_error = test_pascal_error;

test_pascal_in = test_pascal_in; test_pascal_out = test_pascal_out;
test_pascal_error = test_pascal_error;

//-----
// Module : test_pascal
// Description - to input and print
//
// Module : Testcase of Pascal
//-----
// Module : test_pascal
//
module test_pascal(test_pascal_in, test_pascal_out, test_pascal_error);

input (bit) test_pascal_in;
input test_pascal_error;

output test_pascal_out;

wire int i = 0;
wire int test_pascal;
wire int test_pascal_in;

test_pascal_out = test_pascal_in; test_pascal_error = test_pascal_error;

//-----
// Module : test_pascal
// Description - implementing test using blocks and ports
//
// Module : Testcase of Pascal
//-----
// Module : test_pascal

```

```

*include "lib_macros.t"

define my_subroutine, my_func,
begin {call} my_func,
end {call} my_func,
{if} not {any} {theirs}, not_my_subroutine, not_my_subroutine,
{if} not {any} {yours},

my_subroutine not_my_subroutine {call} my_func, --my_subroutine_my_subroutine,
--not_my_subroutine_my_func,

my_subroutine not_my_subroutine {call} my_func, --my_subroutine_my_subroutine,
--not_my_subroutine_my_func,

my_subroutine not_my_subroutine {call} my_func, --my_subroutine_my_subroutine,
--not_my_subroutine_my_func,

my_subroutine not_my_subroutine {call} my_func, --my_subroutine,
--not_my_subroutine_my_subroutine,

enddefine

```