

Using Shift Register Lock-Up Tables

Introduction

Verilog can configure any lock-up table (LUT) as a multi-bit register with varying the flip-flop available to each slice. With its partitioning capabilities and the ability and output length to dynamically alterable, it supports state and output allow the recording of any number of multi-bit registers inside a hardware configuration. Each CLB resource can be configured using the LUTs as a multi-bit register.

The routing provides generic FF00 and FF01 combinational multiplexers with examples for implementing binary storage LUTs for registers. These multiplexers are built from multi-bit registers primitive modules declared MUX00, MUX01, MUX02, and MUX03 modules.

These multiplexers enable the development of efficient designs for applications that require delay for binary computation. Shift registers are also used for synchronous FIFO and control address the memory (CAM) design. Especially generic Verilog shift register without using flip-flop can using the LUTs structure of use the CLB resource LUT-based shift register module.

Shift Register Operations

Data Flow

Each shift register (SR) primitive supports:

- Synchronous clock
- Asynchronous LUT output when the address is changed dynamically
- Synchronous address when the address is fixed

In addition, you might shift registers (SR) can support operations shift out output of the last (only bit). This output has a dedicated condition for the output of the next SR LUT to enable the CLB resource. The configurations are illustrated in [Figure 3-10](#).



Figure 3-10 Shift Register and Cascadable Shift Register

Shift Operation

The shift operation is a single clock-edge operation, without an external high clock enable function. When enable is high, the input $Q[0]$ is latched into the first bit of the shift register and each bit is shifted to the next register position. For readable shift register configurations (such as $Q[0]$), the latched value is shifted out on the $Q[0]$ output.

Values selected by the shift address appear on the Q output.

Dynamic Read Operation

The Q output is determined by the bit address. Each time a new address is supplied to the Q input of the pin, the new bit position value is available on the $Q[0]$ output after the time delay t_{read} (see the 1.1.1). This operation is synchronous and independent of the clock and clock enable signals.

Figure 2-20 illustrates the shift and dynamic read operations.




Figure 2-20: Shift and Dynamic Read Timing Diagrams

Static Read Operation

If the bit address is fixed, the Q output always uses the same bit position. This mode implements any shift register configuration that is less than $2^{(N-1)}$. Shift register length is $2^{(N-1)}$ where N is the input address.

The Q output changes spontaneously with each shift operation. The position bit latched to the read position and appears on the $Q[0]$ output.

Characteristics

- Address operation requires one clock edge.
- Dynamic length read operations are synchronous (Q[output]).
- Non-dynamic read operations are synchronous (Q[output]).
- The data output from output-to-logic timing operations.
- In a readable configuration, the Q[0] output always contains the last bit value.
- The Q[0] output changes asynchronously after each shift operation.

Library Primitives and Submodules

This library provides an available shift register with 6 widths (Q), inverted shift (Q*), and readable output (Q*) configurations.

Table 3-10 lists all of the available primitives for synthesis and simulation.

Table 3-10 64K Register Primitives

Primitive	Length	Control	Address/Inputs	Output
REG_64	64 bits	Q[0]	A[0:A-1], IN[0:63]	Q
REG_64*	64 bits	Q[0], Q[1]	A[0:A-1], IN[0:63]	Q*
REG_64_Q	64 bits	Q[0]	A[0:A-1], IN[0:63]	Q, Q*
REG_64_Q*	64 bits	Q[0], Q[1]	A[0:A-1], IN[0:63]	Q*
REG_64_Q**	64 bits	Q[0]	A[0:A-1], IN[0:63]	Q, Q*
REG_64_Q***	64 bits	Q[0], Q[1]	A[0:A-1], IN[0:63]	Q, Q*
REG_64_Q**Q	64 bits	Q[0]	A[0:A-1], IN[0:63]	Q, Q*
REG_64_Q**Q*	64 bits	Q[0], Q[1]	A[0:A-1], IN[0:63]	Q, Q*

In addition to the 64-bit primitives, three submodules, `SHIFTSPL64K_64BIT`, `SHIFTSPL64K_64BIT*`, and `SHIFTSPL64K_64BIT_Q` are provided as VHDL- and Verilog-compatible submodules.

Table 3-11 64K Register Submodules

Submodule	Length	Control	Address/Inputs	Output
SHIFTSPL64K_64BIT	64 bits	Q[0], Q[1]	A[0:A-1], IN[0:63]	Q, Q*
SHIFTSPL64K_64BIT*	64 bits	Q[0], Q[1]	IN, IN, A[0:A-1], IN[0:63]	Q, Q*
SHIFTSPL64K_64BIT_Q	64 bits	Q[0], Q[1]	IN, IN, A[0:A-1], IN[0:63]	Q, Q*
SHIFTSPL64K_64BIT_Q*	64 bits	Q[0], Q[1]		

The submodules are based on REG_64* primitives, which are associated with both read multiplexers (R[0:0], R[0:1]), and feedback. This implementation allows a hardware and dynamic length mode, as well as very large shift registers.

Figure 3-50 represents the readable shift register (64-bit and 64-bit*) implemented by the submodules in **Table 3-11**.




Figure 2-10: 8-bit Register File modules (M000, M001)

A 6-bit shift register is built on the same scheme as above (M002) (yellow input bit). All data enable (DE) and clock (CK) inputs are connected to one global clock enable and one clock signal per submodule. Its global enable and master length inputs are required; the M002 shift registers can be cascaded without multiplexers.

Initialization in VHDL and Verilog Code

A shift register can be initialized by VHDL or Verilog code for both synthesis and simulation. For synthesis, the attributes attached to the shift register instantiation and a signal in the IEEE package to be compatible with the Altera Quartus tools. The VHDL code documentation provides parameters to provide attributes. The Verilog code documentation refers to register parameters to give the attributes.

The VHDL and Verilog code documentation also examples for VHDL and Verilog illustrate documentation [see "VHDL and Verilog Examples" page 109](#). The VHDL and Verilog code are not a part of the documentation.

Port Signals

Clock - CLK

Enter the rising edge or the falling edge of the clock to enable the operations within. The default clock enable input pin is not set up to be connected to the chosen edge of CLK.

Data In - D

The data input provides new data to be shifted into the shift register.

Clock Enable - CE (optional)

The clock enable pin allows shift functionality. An inactive logic enable pin does not shift data into the shift register and does not write back data. Activating the clock enable allows the data to be shifted into the register and allows to be shifted by one location. When enable, use data output output pin (Q) and the readable output pin (Q^R).

Address - A0, A1, A2, A3

Address inputs select the output pin (Q) to be read. There are three available on the output pin (Q). Address inputs having odd number are write output pin (Q^R), which is always to Q. The write data output pin (Q^R).

Data Out - Q

The data output (Q) provides the data value (1 bit) following the address inputs.

Data Out - Q^R (optional)

The data output (Q^R) provides the four bit value of the shift shift register. This data is non-readable after a shift operation.

Inverting Control Pins

The two control pins (CE, Q^R) have a control inverting control option. To deactivate the inverting logic and enter high-logic enable.

CE^R

The global reset (CE^R) signal has no impact on shift register.

Attributes

Content Initialization - INIT

The INIT attribute defines the initial shift register contents. The INIT attribute is a list provided for each output bus. The INIT attribute has a default value of the most significant bit. To define the shift register is initialized with all zeros during the device configuration sequence, but any other configuration values to be specified.

Location Constraints

Each CLB contains four logic slices (A, B, C, and D). An example of the location of a CLB resource, such as slice four, the coordinates structure is [Table 2-20](#).

Table 2-20: Slice Coordinates in the Bottom Left CLB Resource

Slice A0	Slice A1	Slice B0	Slice B1
A0A1	A0A1	A0A1	A0A1

To ensure placement, all logic slice resources have LUT properties attached to them. Each slice will require three LUTs.

A logic slice requires a static or dynamic address mode for the logic slice (see [Table 2-1](#) and see [Table 2-19](#)). The slice requires an `ADDRESS` signal.

A logic slice requires a static or dynamic address mode for the logic slice. There is also an other `DATA` and `EN` signals. [Figure 2-15](#) illustrates the position of the four slices of a CLB resource.

The bottom CLB slice always uses the top slice as the logic slice. The dynamic pin must either be `ADDRESS` or `EN`. The address address on the output pin is `pin[0]` or `pin[1]` for the output.

A bottom CLB requires a static or dynamic address mode for the bottom CLB resource. The data input pin is `pin[0]` or `pin[1]`. The address address on the output pin is `pin[0]` or `pin[1]` for the output.




Figure 2-8: Shift Register Placement

Fully Synchronous Shift Registers

All shift registers in this tool and all modules that access the register(s) available in the architecture. To implement a fully synchronous multi-bit-wide shift register (output port) simply connect it to a flip-flop. Both the shift register and the flip-flop share the same clock, as shown in [Figure 2-9](#).



Figure 2-46: Fully Synchronous Shift Register

This configuration provides better timing relations and simplifies the design. Because the flip-flop must be considered to be the last register in the shift register chain, the static or dynamic address/enable pins on the dynamic-length memories (if needed), the reset/enable output can also be implemented as a flip-flop.

Static-Length Shift Registers

The architecture for shift register implements any static length register/shift register with static address/enable/pins (M2M7, M2M8, ...). [Figure 2-47](#) illustrates both the configurations. Fully Synchronous M2M7 (pin-to-pin) provides results to form the address/output that is "0000". Alternatively, shift register length can be distributed for two (address/enable to "0000") and a flip-flop can be used as the last register.




Figure 2-47: Shift Register Length Shift Register

VHDL and Verilog Instantiation

VHDL and Verilog instantiation templates are available for all primitive submodules. In VHDL, each template has a component declaration section and an architecture section. Each part of the template should be inserted within the VHDL design file. The portmap of the architecture section should include the design signal names.

The following C_j (with $C_j = 16, 32, 64, 128$) or 256 templates are available for shift and rotate: the corresponding VLSI of primitive (S) of submodules (S1, S4, S8, or S16).

The following templates can be used to instantiate an VLSI primitive:

VHDL and Verilog Templates

In template names, the number indicates the number of bits (for example, `SHIFT_ROTATE16`) (see the templates for the rotate and rotate with count) and the C_j denotes name. A template is available.

The following are templates for primitives:

- `SHIFT_ROTATE16` is C_j
- `SHIFT_ROTATE16` is C_j

The following are templates for submodules:

- `SHIFT_ROTATE16` is C_j (submodule `SHIFT_ROT_S16`)
- `SHIFT_ROTATE16` is C_j (submodule `SHIFT_ROT_S4`)
- `SHIFT_ROTATE16` is C_j (submodule `SHIFT_ROT_S8`)

The corresponding submodules have to be synthesized to the design.

Templates for the `SHIFT_ROTATE` is C_j module are provided in VHDL and Verilog code as an example.

VHDL Template

```
-- module: shift_rotate C_j is
-- description: Shift rotate (rotate template)
-- instantiated in core_arch_top (register with counter control)
-- source: Verilog-2001 library
-----
-- primitive instantiation
--
-- register: shift_rotate
--
-- generate statements_end
-- generate statements_end
--
-- shift register instantiation (C_j) by default; (for functional simulation)
-- shift_rotate instantiate -- shift_rotate
--
--
-- generate statements_end
-- generate statements_end
--
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
-- 00 -- core_arch_top;
--
--
-- end component;
```

