Xilinx support.xilinx.com  
Xilinx HomeProductsSupportEducationPurchaseContactSearch
TroubleshootHardwareSoftwareLibraryDesignEducationServices
 

Xilinx Foundation ISE: Glossary 

ABEL
CORE Generator
ECS
EDIF 
FPGA Express
HDL
HDL Bencher
HDL Editor 
IEEE
Logiblox
Modelsim Simulator
NPL File 
Project Navigator
StateCad
Verilog
VHDL 
XST

ABEL

Advanced Boolean Expression Language. ABEL version 7.2 is provided in all versions of Foundation ISE.

CORE Generator

The Xilinx CORE Generator system generates and delivers parameterizable cores optimized for Xilinx FPGAs.

Engineer Schematic Capture (ECS)

Foundation ISE schematic editor used for top level block diagrams.

EDIF

Electronic Design Interchange Format.  An industry standard netlist format.

FPGA Express 3.4

Synopsys VHDL and Verilog compiler included with Foundation ISE 3.1i.

HDL

Hardware Description Language.

HDL Bencher

HDL Bencher automates VHDL and Verilog test bench development. During the import process the unit under test is selected, timing parameters are set, and an initial waveform is automatically created. HDL Bencher is provided by Visual Software Solutions.

HDL Editor

The Foundation ISE HDL Editor for ABEL, Verilog and VHDL. The HDL Editor also provides language specific color coding, access to the language templates, and error navigation.

IEEE (pronounced "I triple-E")

Institute of Electrical and Electronics Engineers.

Logiblox

Blocks of Logic Optimized for Xilinx for M1. A GUI-based tool where generic bus-width-independent symbols such as counters, adders, and data registers are used to implement architecture-optimized functions.

Modelsim Simulator

Foundation ISE provides direct integration to all versions of the Modelsim Simulator.

NPL file

The NPL file contains library, source file, options, and other project-specific information.

Project Navigator

The Project Navigator guides the user through the design flow and manages source files.

StateCad

StateCAD automates state machine development in VHDL and Verilog. Using the FSM wizard, complex, concurrent state machines are specified. Random logic and Mealy/Moore outputs are added to complete the design. StateCad is provided by Visual Software Solutions.

Verilog

VHSIC Hardware Description Language. An industry standard (IEEE 1364) HDL. Recognizable as a file with a .V extension.

VHDL

VHSIC Hardware Description Language. An industry standard (IEEE 1076.1) HDL. Recognizable as a file with a .VHD extension.

VHSIC

Very High Speed Integrated Circuit.

XST

Xilinx Synthesis Technology is provided with all versions of Foundation ISE.

 
  Trademarks and Patents
Legal Information

Privacy Policy
| Home | Products | Support | Education | Purchase | Contact | Search |