CSCI 4717/5717 Computer Architecture

Topic: Single Processor Architecture Reading: Stallings, Sections 3.1 through 3.3

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

Review of Three Key Concepts of von Neumann Architecture

- Data and instructions in single read-write memory
- Memory contents are addressable by location regardless of whether content is data or instruction
- Execution of code is sequential from one instruction to the next unless a jump is encountered

Single Processor Architecture - Page 2 of 2

Single Processor Architecture – Page 4 of 2

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

Program Concept Just about any function can be realized with hardwired logic components (calculator) Hardwired systems, however, are inflexible General purpose hardware can do different tasks, given correct control signals Instead of re-wiring, supply a new set of control

Single Processor Architecture – Page 1 of 2

Single Processor Architecture – Page 3 of 2

Single Processor Architecture – Page 5

Instead of re-wiring, supply a new set of control signals


How Can We Create a Program?


- Each step activates a set of control signals to control general purpose logic
- Each step is an arithmetic or logical operation
- For each operation, a different set of control signals is needed
- Program equals the sequence of steps
- Programming is no longer a case of rewiring


Instruction Interpreter Now we need a device to accept instruction codes and turn them into control signals for the arithmetic and logic hardware. Encoding Instructions
 Unique binary patterns identify operation to be performed.
 Examples:


 Simple addition machine in Figure 3.4 on page 61 of textbook
 X86 Encoding – <u>http://webster.cs.ucr.edu/AoA/DOS/ch03/CH0</u> <u>3-3.html#HEADING3-102</u>


1












Types of Interrupts


- Program Something that occurs as a result of program execution such as illegal instructions, arithmetic overflow, divide by zero, or memory handling error
- Timer Generated by one of the processor's internal timers so that the processor can perform some timescheduled task
- I/O Generated by an I/O controller to request service from the processor such as keyboard, mouse, NIC, disk drive


CSCI 4717 – Computer Architecture


 Hardware failure – signifies some error condition with the hardware


Single Processor Architecture – Page 13 of 25






















- Disable interrupts
 - Processor can ignore further interrupts whilst processing one interrupt or interrupts may be nested
 - Ignored interrupts remain pending and are checked after first interrupt has been processed
- Define priorities


CSCI 4717 – Computer Architecture

- Low priority interrupts can be interrupted by higher priority interrupts
- When higher priority interrupt has been processed, processor returns to previous interrupt

Single Processor Architecture – Page 21 of 25







I/O Modules

- I/O modules occasionally require attention, usually in the form of a data transfer
- Processor can simply transfer data back and forth with the device as if it were memory
- Alternatively, processor can grant I/O module permission to write directly to memory – Direct Memory Access (DMA) – Interrupt occurs when DMA is complete

CSCI 4717 – Computer Architecture Single Processor Architecture – Page 25 of 25