

Characteristics of Memory "Capacity – Word Size"

- The natural data size for a processor.
- A 32-bit processor has a 32-bit word.
- Typically based on processor's data bus width (i.e., the width of an integer or an instruction)
- Varying widths can be obtained by putting memory chips in parallel with same address lines

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

Characteristics of Memory "Capacity – Addressable Units"

- Varies based on the system's ability to allow addressing at byte level etc.
- Typically smallest location which can be uniquely addressed
- At mother board level, this is the word
- It is a cluster on disks
- Addressable units (N) equals 2 raised to the power of the number of bits in the address bus

CSCI 4717 – Computer Architecture

Characteristics of Memory "Unit of transfer"

- The number of bits read out of or written into memory at a time.
- Internal Usually governed by data bus width, i.e., a word
- External Usually a block which is much larger than a word

che Memory – Page 5 of 81

Cache Memory – Page 3 of 8

Characteristics of Memory "Access method"

Cache Memory – Page 4 of 8

- Based on the hardware implementation of the storage device
- Four types
 - Sequential
 - Direct
 - Random
 - Associative

CSCI 4717 – Computer Architecture

Cache Memory – Page 6





Cache Memory - Page 8 of 81

Cache Memory – Page 10 of 8

Random Access Method

- Individual addresses identify locations exactly
- Access time is consistent across all locations and is independent previous access
- Example: RAM

CSCI 4717 – Computer Architecture

Associative Access Method

- Addressing information must be stored with data in a general data location
- A specific data element is located by a comparing desired address with address portion of stored elements
- Access time is independent of location or previous access
- Example: cache

CSCI 4717 – Computer Architecture

Performance – Access Time

- Time between "requesting" data and getting it
- RAM
 - Time between putting address on bus and getting data.
 - It's predictable.
- Other types, Sequential, Direct, Associative
 Time it takes to position the read-write mechanism at
 - the desired location. – Not predictable.

CSCI 4717 – Computer Architecture

Cache Memory – Page 11 of 81

Cache Memory – Page 9 of 8

Performance – Memory Cycle time

- Primarily a RAM phenomenon
- Adds "recovery" time to cycle allowing for transients to dissipate so that next access is reliable.
- Cycle time is access + recovery

CSCI 4717 – Computer Architecture

Cache Memory – Page 12 of 81

Performance – Transfer Rate

- Rate at which data can be moved
- RAM Predictable; equals 1/(cycle time)
- Non-RAM Not predictable; equals

 $T_{N} = T_{A} + (N/R)$

where

- $-T_N =$ Average time to read or write N bits
- $T_A = Average access time$
- N = Number of bits

CSCI 4717 – Computer Architecture

- R = Transfer rate in bits per second



Physical Characteristics

Cache Memory - Page 13 of 81

Cache Memory - Page 15 of 81

- Decay
 - Power loss

CSCI 4717 – Computer Architecture

- Degradation over time
- Volatility RAM vs. Flash
- Erasable RAM vs. ROM
- Power consumption More specific to laptops, PDAs, and embedded systems

Organization Physical arrangement of bits into words Not always obvious Non-sequential arrangements may be due to speed or reliability benefits, e.g. interleaved

Cache Memory - Page 16 of 8

CSCI 4717 – Computer Architecture

Memory Hierarchy

- Trade-offs among three key characteristics
 - Amount Software will ALWAYS fill available memory
 - Speed Memory should be able to keep up with the processor
- Cost Whatever the market will bear
- Balance these three characteristics with a memory hierarchy
- Analogy -
- Refrigerator & cupboard (fast access lowest variety) freezer & pantry (slower access – better variety)
 - grocery store (slowest access greatest variety)

CSCI 4717 – Computer Architecture

Cache Memory – Page 17 of 81













- Assume a hypothetical system has two levels of memory
 - Level 2 should contain all instructions and data
 - Level 1 doesn't have room for everything, so when a new cluster is required, the cluster it replaces must be sent back to the level 2
- These principles can be applied to much more than just two levels
- If performance is based on amount of memory rather than speed, lower levels can be used to simulate larger sizes for higher levels, e.g., virtual memory

CSCI 4717 – Computer Architecture

Cache Memory – Page 23 of 81



Cache Memory – Page 24 of 8





Cache
 What is it? A cache is a small amount of fast memory
 What makes small fast?

 Simpler decoding logic
 More expensive SRAM technology
 Close proximity to processor – Cache sits between normal main memory and CPU or it may be located on CPU chip or module



Cache operation – overview CPU requests contents of memory location Check cache for this data If present, get from cache (fast) If not present, one of two things happens:

- read required block from main memory to cache then deliver from cache to CPU (cache physically between CPU and bus)
- read required block from main memory to cache and simultaneously deliver to CPU (CPU and cache both receive data from the same data bus buffer)

CSCI 4717 – Computer Architecture

Cache Memory – Page 29 of 81















Mapping Functions

- A mapping function is the method used to locate a memory address within a cache
- It is used when copying a block from main memory to the cache and it is used again when trying to retrieve data from the cache
- There are three kinds of mapping functions
 - Direct

CSCI 4717 - Computer Architecture

- Associative
- Set Associative





Cache Memory – Page 37 of 81



Direct Mapping Address Structure (continued)

- Why are the r-bits used to identify which line in cache?
- More likely to have unique r bits than s-r bits based on principle of **locality of** reference

Cache Memory – Page 41 of 8



Cache line	Main Memory blocks held
0	0, m, 2m, 3m2 ^s –m
1	1, m+1, 2m+12 ^s -m+1
m-1	m-1, 2m-1, 3m-12 ^s -1







Direct Mapping Summary

- Address length = (s + w) bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line width = 2^w words or bytes
- Number of blocks in main memory = $2^{s+w}/2^w = 2^s$
- Number of lines in cache = m = 2^r
- Size of tag = (s − r) bits

```
CSCI 4717 – Computer Architecture
```

Cache Memory – Page 47 of 81

Direct Mapping pros & cons

- Simple
- Inexpensive

CSCI 4717 – Computer Architecture

- Fixed location for given block -
- If a program accesses 2 blocks that map to the same line repeatedly, cache misses are very high (thrashing)

Cache Memory – Page 48 of 81



Cache Memory - Page 49 of 81







Associative Mapping Summary

- Address length = (s + w) bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line size = 2^w words or bytes
- Number of blocks in main memory = $2^{s+w}/2^w = 2^s$
- Number of lines in cache = undetermined
- Size of tag = s bits

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

Cache Memory – Page 53 of 81

Set Associative Mapping Traits

- Address length is *s* + *w* bits
- Cache is divided into a number of sets, $v = 2^d$
- k blocks/lines can be contained within each set
- *k* lines in a cache is called a k-way set associative mapping
- Number of lines in a cache = $v \cdot k = k \cdot 2^d$
- Size of tag = (s-d) bits



- Significant improvement over direct mapping



How does this affect our example?

Cache Memory – Page 55 of 81

Cache Memory – Page 57 of 81

- Let's go to two-way set associative mapping
- Divides the 16K lines into 8K sets

CSCI 4717 – Computer Architecture

This requires a 13 bit set number

- With 2 word bits, this leaves 9 bits for the tag
- Blocks beginning with the addresses 00000_{16} , 008000_{16} , 010000_{16} , 018000_{16} , 020000_{16} , 028000_{16} , etc. map to the same set, Set 0.
- Blocks beginning with the addresses 00000416, 008004₁₆, 010004₁₆, 018004₁₆, 020004₁₆, 028004₁₆, etc. map to the same set, Set 1.







Replacement Algorithms

- There must be a method for selecting which line in the cache is going to be replaced when there's no room for a new line
- Hardware implemented algorithm (speed)
- Direct mapping
 - There is no need for a replacement algorithm with direct mapping
 - Each block only maps to one line
 - Replace that line

CSCI 4717 – Computer Architecture

Associative & Set Associative Replacement Algorithms

- Least Recently used (LRU)
 - Replace the block that hasn't been touched in the longest period of time
 - Two way set associative simply uses a USE bit.
 When one block is referenced, its USE bit is set while its partner in the set is cleared

Cache Memory – Page 62 of 8

Cache Memory - Page 64 of 8

Cache Memory – Page 66 of

• First in first out (FIFO) – replace block that has been in cache longest

Associative & Set Associative Replacement Algorithms (continued)

Cache Memory - Page 61 of 81

Cache Memory – Page 63 of 8

- Least frequently used (LFU) replace block which has had fewest hits
- Random only slightly lower performance than use-based algorithms LRU, FIFO, and LFU

Writing to Cache

- Must not overwrite a cache block unless main memory is up to date
- Two main problems:

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

- If cache is written to, main memory is invalid or if main memory is written to, cache is invalid – Can occur if I/O can address main memory directly
- Multiple CPUs may have individual caches; once one cache is written to, all caches are invalid

Write through

- All writes go to main memory as well as cache
- Multiple CPUs can monitor main memory traffic to keep local (to CPU) cache up to date
- Lots of traffic

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

· Slows down writes

Cache Memory – Page 65 of 81

Write back

- Updates initially made in cache only
- Update bit for cache slot is set when update occurs
- If block is to be replaced, write to main memory only if update bit is set
- Other caches get out of sync

- I/O must access main memory through cache
- Research shows that 15% of memory references are writes

Multiple Processors/Multiple Caches

- Even if a write through policy is used, other processors may have invalid data in their caches
- In other words, if a processor updates its cache and updates main memory, a second processor may have been using the same data in its own cache which is now invalid.

Solutions to Prevent Problems with Multiprocessor/cache systems

- Bus watching with write through each cache watches the bus to see if data they contain is being written to the main memory by another processor. All processors must be using the write through policy
- Hardware transparency a "big brother" watches all caches, and upon seeing an update to any processor's cache, it updates main memory AND all of the caches
- Noncacheable memory Any shared memory (identified with a chip select) may not be cached.

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

Line Size

Cache Memory - Page 67 of 81

Cache Memory - Page 69 of 81

- There is a relationship between line size (i.e., the number of words in a line in the cache) and hit ratios
- As the line size (block size) goes up, the hit ratio could go up due to more words available to the principle of **locality of reference**
- As block size increases, however, the number of blocks goes down, and the hit ratio will begin to go back down after a while
- Lastly, as the block size increases, the chances of a hit to a word farther from the initially referenced word goes down

Multi-Level Caches

Cache Memory - Page 68 of 8

Cache Memory – Page 70 of 8

Cache Memory – Page 72 of 8

- Increases in transistor densities have allowed for caches to be placed inside processor chip
- Internal caches have very short wires (within the chip itself) and are therefore quite fast, even faster then any zero wait-state memory accesses outside of the chip
- This means that a super fast internal cache (level 1) can be inside of the chip while an external cache (level 2) can provide access faster then to main memory

Unified versus Split Caches

• Split into two caches - one for instructions, one for data

Disadvantages

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

- Questionable as unified cache balances data and instructions merely with hit rate.
- Hardware is simpler with unified cache
- Advantage
 - What a split cache is really doing is providing one cache for the instruction decoder and one for the execution unit.
 - This supports pipelined architectures.

CSCI 4717 – Computer Architecture

Cache Memory – Page 71 of 81







Pentium 4 Operation - Core Processor

Fetch/Decode Unit

CSCI 4717 – Computer Architecture

- Fetches instructions from L2 cache
- Decode into micro-ops
- Store micro-ops in L1 cache
- Out of order execution logic
 - Schedules micro-ops
 - Based on data dependence and resources
 - May speculatively execute

Cache Memory – Page 75 of 81



· Execution units

CSCI 4717 – Computer Architecture

- Execute micro-ops
- Data from L1 cache
- Results in registers
- Memory subsystem L2 cache and systems bus

Decodes instructions into RISC like micro-ops before L1 cache

Pentium 4 Design Reasoning

- Micro-ops fixed length Superscalar pipelining and scheduling
- Pentium instructions long & complex
- Performance improved by separating decoding from scheduling & pipelining – (More later – ch14)

CSCI 4717 – Computer Architecture

Cache Memory – Page 77 of 81

Pentium 4 Design Reasoning (continued)

Cache Memory - Page 76 of 8

Cache Memory – Page 78 of 81

- Data cache is write back Can be configured to write through
- L1 cache controlled by 2 bits in register
- CD = cache disable

- NW = not write through
- 2 instructions to invalidate (flush) cache and write back then invalidate





Processor	Type	Year of Introduction	L1 cache ^a	L2 cache	L3 cache
IBM 360/85	Mainframe	1968	16 to 32 KB	_	_
PDP-11/70	Minicomputer	1975	1 KB	_	_
VAX 11/780	Minicomputer	1978	16 KB	-	-
IBM 3033	Mainframe	1978	64 KB	-	-
IBM 3090	Mainframe	1985	128 to 256 KB	-	_
Intel 80486	PC	1989	8 KB	-	-
Pentium	PC	1993	8 KB/8 KB	256 to 512 KB	_
PowerPC 601	PC	1993	32 KB	-	-
PowerPC 620	PC	1996	32 KB/32 KB	-	_
PowerPC G4	PC/server	1999	32 KB/32 KB	256 KB to 1 MB	2 MB
IBM 8/390 G4	Mainframe	1997	32 KB	256 KB	2 MB
IBM S/390 G6	Mainframe	1999	256 KB	8 MB	-
Pentium 4	PC/server	2000	8 KB/8 KB	256 KB	_
IBM SP	High-end server/ supercomputer	2000	64 KB/32 KB	8 MB	-
CRAY MTAb	Supercomputer	2000	8 KB	2 MB	-
Itanium	PC/server	2001	16 KB/16 KB	96 KB	4 MB
SGI Origin 2001	High-end server	2001	32 KB/32 KB	4 MB	_