

Reading: Stallings, Section 5.2

Error Correction in MemoryTypes of errors: hard or soft

- Hard Failure Permanent defect caused by – Harsh environmental abuse (including static
 - Harsh environmental abuse (incl electricity)
 - Manufacturing defect
 - Wear such as trace erosion
- Soft Error

CSCI 4717 – Computer Architecture

- Random, non-destructive
- Caused by electrical or EM/radioactive glitches

Error Detection & Correction – Page 2 of 18

- No permanent damage to memory

Error Detection & Correction

Error Detection & Correction - Page 1 of 18

Error Detection & Correction – Page 3 of 18

- Additional information must be stored to detect these errors
- When M bits of data are stored, they are run through function *f* where a K bit code is created
- M+K bits are then stored in memory

CSCI 4717 – Computer Architecture

- When data is read out, it is once again run through function f and the resulting K bits of code are compared with the stored K bits of code
- In some cases, the code can be corrected (error correcting codes)
- In all cases, and error code is generated

CSCI 4717 – Computer Architecture



Hamming Error Correction Code

- One way to detect specific bit errors is to use multiple parity bits, each bit responsible for the parity of a smaller, overlapping portion of the data
- A flipped bit in the data would show up as a parity error in the overlapping groups of which it was a member and not in the other groups
- This would handle single-bit corrections

CSCI 4717 – Computer Architecture

Error Detection & Correction – Page 5 of 18

4-bit Hamming Code

- Below is an example of a 4-bit word broken into 3 groups; each group has a parity bit to generate even parity.
- D_n represent data bits while P_n represent parity bits

	$D_3=1$	$D_2 = 0$	D ₁ =1	D ₀ =1	P ₀	P ₁	P ₂
Group A	1	0	1		0		
Group B	1		1	1		1	
Group C	1	0		1			0



4-bit Hamming Code (continued)

- · Areas are defined as:
 - A and B, but not C
 - A and C, but not B
 - B and C, but not A
 - A and B and C

CSCI 4717 – Computer Architecture

- Each non-intersecting area contains a parity bit to make it and the three intersecting areas in a single circle have even parity.
- A change in only one area will make parity odd in 2 or all 3 of the circles indicating which intersection changed.

Error Detection & Correction - Page 8 of 18



- 1's in bit positions where two bits disagree
- K-bit result is called a syndrome word

CSCI 4717 – Computer Architecture Error Detection & Correction – Page 9 of 18



Syndrome Word

- All zeros means that the data was successfully retrieved
- For data with M bits and K code bits, then there are M+K possible single bit errors, i.e., there could be an error in the data OR the K-bit code
- For a K bit syndrome word, there are 2^K-1 (minus one for the no error case) possible values to represent single-bit errors
- Therefore, for the system to uniquely identify bit errors, $2^{K_{-}}1 \ge M+K$

CSCI 4717 – Computer Architecture

Error Detection & Correction – Page 11 of 18

Single Error Correcting (SEC) Code Example

- Assume M=8
- First, how big does K have to be?
 K=3: 2³-1 ≥ 8+3? (7 is not ≥ 11)
- K=4: 2^4 -1 \ge 8+4? (15 is \ge 12)

	Single-Erro	r Correction	Single-Erro	r Correction/
			Double-Err	or Detection
Data Bits	Check Bits	% Increase	Check Bits	% Increase
8	4	50	5	62.5
16	5	31.25	6	37.5
32	6	18.75	7	21.875
64	7	10.94	8	12.5
128	8	6.25	9	7.03
256	9	3.52	10	3.91

SEC Code Example (continued)

- Next, decide what the values of the syndrome word represent
- 0 = no errors in syndrome word or data

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

- Only one bit of syndrome word set to one (1000, 0100, 0010, or 0001) = error was in syndrome word and data needs no correction
- Multiple bits of syndrome word set to one = digit represented by syndrome word identifies which bit of data was flipped and needs to be corrected

Error Detection & Correction – Page 13 of 18

Error Detection & Correction – Page 15 of 18

SEC Code Example (continued)

The table below is used to identify which bits of the M+K bits of the combined data and syndrome word are associated with which possible values of the syndrome word.

M+K Bit position	12	11	10	9	8	7	6	5	4	3	2	1
Position number	1100	1011	1010	1001	1000	0111	0110	0101	0100	0011	0010	0001
Data bits	D8	D7	D6	D5		D4	D3	D2		D1		
Code bits					C8				C4		C2	C1
CSCI 4717 – Computer Architecture Error Detection & Correction – Page 14 of 18												

SEC Code Example (continued)

- We need a system such that the XOR-ing of the stored code or check bits with the code or check bits calculated identifies the position number from the table above.
- This means that when a bit changes in the data, then ones need to appear in the digits identifying that position.
- Each code bit C8, C4, C2, and C1 is calculated by XOR-ing all of the bits in that position that have a 1.

SEC Code Example (continued)

- $C8 = D8 \oplus D7 \oplus D6 \oplus D5$
- C4 = D8 \oplus D4 \oplus D3 \oplus D2

CSCI 4717 – Computer Architecture

- C2 = D7 \oplus D6 \oplus D4 \oplus D3 \oplus D1
- C1 = D7 \oplus D5 \oplus D4 \oplus D2 \oplus D1

Error Detection & Correction – Page 16 of 18

Single Error Correcting, Double Error Detecting (SEC-DED) Code

- Double error detection will not correct double errors, but it will see if a double error has occurred.
- Adds additional bit for even parity to the M+K bits of the data and check code
- If one bit changed, the change caused parity to go from even to odd.
- Changing it back will restore parity

CSCI 4717 – Computer Architecture

• If two bits changed, parity stayed even and a correction will force parity to go to odd indicating a double error.

Error Detection & Correction – Page 17 of 18

