

### I/O Module Functions

- Control & Timing
- Processor Communication
- Device Communication
- Data Buffering
- Error Detection

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

### I/O Module: Control and Timing

- Required because of multiple devices all communicating on the same channel
- Example

CSCI 4717 – Computer Architecture


- CPU checks I/O module device status
- I/O module returns status
- If ready, CPU requests data transfer
- I/O module gets data from device
- I/O module transfers data to CPU
- Variations for output, DMA, etc.

### I/O Module: Processor Communication

Input/Output- Page 7 of 5

Input/Output-Page 9 of 5

- Commands from processor Examples: READ SECTOR, WRITE SECTOR, SEEK track number, and SCAN record ID.
- Data passed back and forth over the data bus
- Status reporting Request from the processor for the I/O Module's status. May be as simple as BUSY and READY
- Address recognition I/O device is setup as a block of one or more addresses unique to itself





Input/Output-Page 8 of 5

Input/Output-Page 10 of 5

- (device is usually orders of magnitude slower) the I/O module needs to **buffer** data to keep from tying up the CPU's bus with slow reads or writes
- Error Detection simply distributing the need for watching for errors to the module. They may include:
  - Malfunctions by device (paper jam)
  - Data errors (parity checking at the device level)
  - Internal errors to the I/O module such as buffer overruns

CSCI 4717 – Computer Architecture





- Support multiple or single device
- Will additional control be needed for multiple devices on a single port (e.g., serial port versus USB)

### Input/Output Techniques

- Programmed I/O poll and response
- Interrupt driven module calls for CPU when needed
- Direct Memory Access (DMA) module has direct access to specified block of memory

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

### Addressing I/O Devices "Memory-Mapped I/O"

- Data transfer is the same as a memory access (chip selects)
- 80x86 example, any assembly language command accessing memory use memory read (^MRDC) and write (^MWTC) lines
- Can use ALL memory instructions which is much greater than I/O instructions

Input/Output- Page 14 of 5

Input/Output- Page 16 of 5

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

### Addressing I/O Devices "Isolated I/O"

Input/Output- Page 13 of 51

Input/Output- Page 15 of 5

- Data transfer uses the same address lines but different read/write control lines
- 8086 example, *in* and *out* commands use same bus with different read (^IORC) and write (^IOWC) lines
- Limited number of instructions to choose from


### Programmed I/O – CPU has direct control over I/O Processor requests operation with commands sent to I/O module - Control – telling a peripheral what to do - Test – used to check condition of I/O module or device - Read – obtains data from peripheral so processor can read it from the data bus - Write – sends data using the data bus to the peripheral I/O module performs operation When completed, I/O module updates its status registers Sensing status – involves polling the I/O module's status registers

Programmed I/O (continued)
I/O module does not inform CPU directly
CPU may wait or do something and come back later
Wastes CPU time because typically processor is much faster than I/O

CPU acts as a bridge for moving data between I/O module and main memory, i.e., every piece of data goes through CPU
CPU waits for I/O module to complete operation

CSCI 4717 – Computer Architecture

Input/Output- Page 17 of 51



### Programmed I/O Example (continued)

Control:


- Transmit enable (TE) Set to one in order to enable serial output
- Receive enable (RE) Set to one in order to enable serial input

Status:

- Transmit data register empty (TDRE) Set to one to indicate data can be placed in buffer
- Transmit complete (TC) zero means character is being sent; one means transmitter idle
- Receive data register full Set to a one when received data needs to be read

CSCI 4717 – Computer Architecture

Programmed I/O Example (continued) "Transmitting a character" SCCR2 |=0x08; // Set TE to 1 while !end\_of\_stream { while !(SCSR & 0x80); // Wait until TDRE=1 SCDR = next\_byte\_to\_send; }



Input/Output- Page 19 of 51

## Interrupt Driven I/O

Input/Output- Page 20 of 5

Input/Output- Page 22 of

Input/Output- Page 24 of

· Overcomes CPU waiting

CSCI 4717 – Computer Architecture

- · Requires setup code and interrupt service routine
- No repeated CPU checking of device
- I/O module interrupts when ready
- Still requires CPU to be go between for moving data between I/O module and main memory

Analogy: Exception Handling

- · Before exception handling, functions would indicate an error with a return value
  - Calling code would check return code and handle error accordingly
  - Code littered with extra if-statements
  - Ex: if(myFunction() == -1) printf("Error occurred.");
- Exception handling creates some sort of error flag.
  - Third party code watches for flag, and if it gets set, executes error handler.
  - Allows for single error handler and cleaner code
- · Configuration consists of trigger, listener, and handler


CSCI 4717 – Computer Architecture


Input/Output- Page 23 of 51

### Basic Interrupt I/O Operation

- CPU initializes the process
- I/O module gets data from peripheral while CPU does other work
- I/O module interrupts CPU
- · CPU requests data I/O module transfers data

CSCI 4717 – Computer Architecture





### CPU Viewpoint (continued)

I/O module issues interrupt request forcing processor to:

- · Save context on stack
  - Registers (this may have to be done by ISR)
  - Pointers including PC/IP, but not SP
  - Flags (Program Status Word)
- Send acknowledgement so I/O module can release request
- Process interrupt by loading address of ISR into PC/IP
- Interrupt must save results of ISR because more than likely, returning from the interrupt will erase all indications that it happened at all
- · Retrieve context including PC/IP

CSCI 4717 – Computer Architecture

Control:
Transmit interrupt enable (TIE) – set to one enables interrupt when TDRE is set to one

 Transmit complete interrupt enable (TCIE) – set to one enables interrupt when TC is set to one

Interrupt I/O Example

(continued from programmed I/O)

 Receive interrupt enable (RIE) – set to one enables interrupt when RDRF is set to one or when error occurs

Input/Output- Page 28 of 5

CSCI 4717 – Computer Architecture

### Interrupt I/O Example (continued)


### Status:

- Overrun error (OR) set to one when character received but there was no room in SCDR
- Noise flag (NF) set to one when noise is detected on receive input
- Framing error (FE) set to one when received data had error with framing bits

```
CSCI 4717 – Computer Architecture
```

Input/Output– Page 29 of 51

Input/Output- Page 27 of 5



```
Interrupt I/O Example (continued)
"Receiving a character"
```


SCCR2 |=0x24; // Set RIE and RE to 1 setISR(&ser\_rx\_ISR()); // At this point, processor can do something else

void INTERRUPT ser\_rx\_ISR()

CSCI 4717 – Computer Architecture

{

```
if ((SCSR & 0x2E) == 0x20)
    received_byte = SCDR;
else if ((SCSR & 0xE) != 0) process_error();
}
```



# Identifying Interrupting Module

Input/Output- Page 31 of 51

Input/Output- Page 33 of 5

- Different interrupt line for each module
- Limits number of devices
- Even with this method, there are often multiple interrupts still on a single interrupt lined
- Priority is set by hardware

CSCI 4717 – Computer Architecture

# Software poll Single interrupt line – when interrupt occurs, CPU then goes out to check who needs attention Slow


- Slow
- Priority is set by order in which CPU polls devices

Daisy Chain or Hardware poll

- Interrupt Acknowledge sent down a chain
- Module responsible places unique vector on bus
- CPU uses vector to identify handler routine
- Priority is set by order in which interrupt acknowledge gets to I/O modules, i.e., order of devices on the chain

CSCI 4717 – Computer Architecture

Input/Output- Page 35 of 51



- Allow multiple modules to control bus (See "Method of Arbitration," p. 75)
- I/O Module must claim the bus before it can raise interrupt
- Can do this with:
   Bus controller/arbiter


CSCI 4717 – Computer Architecture


- Bus controller/arbiter
   Distribute control to devices
- Must be one master, either processor or other
- device
- Device that "wins" places vector on bus uniquely identifying interrupt
- Priority is set by priority in arbitration, i.e., whoever is currently in control of the bus

CSCI 4717 – Computer Architecture

Input/Output- Page 36 of 51

Input/Output- Page 34 of 5





### 82C59A Sequence of Events

- · 82C59A accepts interrupts
- 82C59A determines priority
  - Fully nested IR0 (highest) through IR7 (lowest)
  - Rotating after interrupt is serviced, it goes to bottom of priority list
     Special mask – allows individual interrupts to be
- disabled
- 82C59A signals 8086 (raises INTR line)
- CPU Acknowledges with INTA line
- 82C59A puts correct vector on data bus
- CPU processes interrupt

CSCI 4717 – Computer Architecture

Input/Output- Page 39 of 5

### Direct Memory Access (DMA)

- Impetus behind DMA Interrupt driven and programmed I/O require active CPU intervention (All data must pass through CPU)
- Transfer rate is limited by processor's ability to service the device
- CPU is tied up managing I/O transfer

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

### DMA (continued)

- Additional Module (hardware) on bus
- DMA controller takes over bus from CPU for I/O
  - Waiting for a time when the processor doesn't need bus
  - Cycle stealing seizing bus from CPU (more common)


CSCI 4717 – Computer Architecture


Input/Output- Page 41 of 51


# DMA Operation CPU tells DMA controller: whether it will be a read or write operation the address of device to transfer data from the starting address of memory block for the data transfer the amount of data to be transferred DMA performs transfer while CPU does other processes DMA sends interrupt when completed


Input/Output- Page 40 of 5


Input/Output- Page 42 of 5
















 Some processing moved to processors in I/O module that access programs in memory and execute them on their own without CPU intervention (I/O Module referred to as an I/O Channel)

CSCI 4717 – Computer Architecture

6. Distributed processing where I/O module is a computer in its own right(*I/O Module referred to as an I/O Processor*)

Input/Output- Page 49 of 51

