

#### **Buses – Common Characteristics**

- Multiple devices communicating over a single set of wires
- Only one device can talk at a time or the message is garbled
- Each line or wire of a bus can at any one time contain a single binary digit. Over time, however, a sequence of binary digits may be transferred
- These lines may and often do send information in parallel
- A computer system may contain a number of different buses

CSCI 4717 – Computer Architecture



- Address Lines
- Control Lines

CSCI 4717 – Computer Architecture

CSCI 4717 - Computer Architecture

- Power

Buses – Page 3

Buses – Pao



- Bus lines (parallel)
  - Data
  - Address
  - Control
  - Power
- Bus lines (serial)
  - Data, address, and control are sequentially sent down single wire
  - There may be additional control lines
  - Power

CSCI 4717 – Computer Architecture







Buses – Page 6

Buses – Page

# **Operation – Sending Data**

Buses – Pa

- · Obtain the use of the bus
- Transfer the data via the bus
- Possible acknowledgement

CSCI 4717 - Computer Architecture

#### **Operation – Requesting Data**

- · Obtain the use of the bus
- Transfer the data request via the bus
- Wait for other module to send data
- Possible acknowledgement

CSCI 4717 – Computer Architecture

# Classic Bus Arrangement All components attached to bus (STD bus) Due to Moore's law, more and more functionality exists on a single board, so major components are now on same board or even the same chip







## **Multiple Buses**

- Most systems use multiple buses to overcome these problems
- Requires bridge to buffer (FIFO) data due to differences in bus speeds
- Sometimes I/O devices also contain buffering (FIFO)

Buses – Page 13

CSCI 4717 – Computer Architecture

Multiple Buses – Benefits

- Isolate processor-to-memory traffic from I/O traffic
- · Support wider variety of interfaces

CSCI 4717 – Computer Architecture

- Processor has bus that connects as direct interface to chip, then an expansion bus interface interfaces it to external devices (ISA)
- Cache (if it exists) may act as the interface to system bus















#### Centralised vs. Distributed Arbitration

- Centralised Arbitration
  - Single hardware device controlling bus access – Bus Controller/Arbiter
  - May be part of CPU or separate
- Distributed Arbitration
  - Each module may claim the bus
  - Access control logic is on all modules
  - Modules work together to control bus

CSCI 4717 – Computer Architecture

## **Bus Timing**

- · Co-ordination of events on bus
- Synchronous controlled by a clock
- Asynchronous timing is handled by welldefined specifications, i.e., a response is delivered within a specified time after a request

CSCI 4717 – Computer Architecture

Buses – Page 23

#### Synchronous Bus Timing

Buses – Page 2

Buses – Page 24

- · Events determined by clock signals
- · Control Bus includes clock line
- A single 1-0 cycle is a bus cycle
- All devices can read clock line

CSCI 4717 – Computer Architecture

- Usually sync on leading/rising edge
- Usually a single cycle for an event
- Analogy Orchestra conductor with baton
- Usually stricter in terms of its timing requirements











#### Peripheral Component Interconnection (PCI) Bus

Brief history

- Original PC came out with 8-bit ISA bus which was slow, but had enormous amount of existing equipment.
- For AT, IBM expanded ISA bus to 16-bit by adding connector
- Many PC board manufacturers started making higher speed, proprietary buses
- Intel released the patents to its PCI and this soon took over as the standard

CSCI 4717 – Computer Architecture

## PCI Bus (continued)

Brief list of PCI 2.2 characteristics

- General purpose
- Mezzanine or peripheral bus
- Supports single- and multi-processor architectures
- 32 or 64 bit multiplexed address and data
- Synchronous timing
- Centralized arbitration (requires bus controller)
- 49 mandatory lines (see Table 3.3)

CSCI 4717 – Computer Architecture

#### Required PCI Bus Lines (Table 3.3)

- Systems lines clock and reset
- Address & Data
  - 32 time multiplexed lines for address/data
- Parity lines
- Interface Control
  - Hand shaking lines between bus controller and devices
  - Selects devices
  - Allows devices to indicates when they are ready

CSCI 4717 – Computer Architecture



Buses – Page 31

# PCI Commands

- Transaction between initiator (master) and target
- Master claims bus

CSCI 4717 – Computer Architecture

- During address phase of write, 4 C/BE lines signal the transaction type
- · One or more data phases

Buses – Page 3

# PCI Transaction Types

- Interrupt acknowledge prompts identification from interrupting device
- Special cycle message broadcast
- I/O read read to I/O address space
- I/O write write to I/O address space
- Memory read 1 or 2 data transfer cycles
- Memory read line 3 to 12 data transfer cycles
- Memory read multiple more than 12 data transfers









#### Higher Performance External Buses

- Historically, parallel has been used for high speed peripherals (e.g., SCSI, parallel port zip drives rather than serial port). High speed serial, however, has begun to replace this need
- Serial communication also used to be restricted to point-to-point communications. Now there's an increasing prevalence of multipoint

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

Buses – Page 41

Buses – Page 37

#### IEEE 1394 FireWire

- Inexpensive alternative needed for SCSI
- High performance serial bus
- Serial implies cheaper cabling (fewer wires, less shielding, less synchronization)
- Small connectors for smaller devices
- Fast
  - · Low cost
  - · Easy to implement
  - Also being used in digital cameras, VCRs and TVs

CSCI 4717 – Computer Architecture

#### **FireWire Configuration**

- Daisy chain/tree structure (Mac O/S Help indicates that daisy chain is preference for up to 16 devices)
- Up to 63 devices on single port really 64 of which one is the interface itself
- Up to 1022 buses can be connected with bridges
- Automatic configuration for addressing
- No bus terminators
- · Hot swappable

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture



#### FireWire 3 Layer Stack Physical Layer • Transmission medium, electrical and signaling characteristics • Up to 400 Mbps • Arbitration – basic form – Fair arbitration – Urgent arbitration • Link layer packet transmission – Asynchronous – Isochronous

Buses – Page 45

Buses – Page 43

# Arbitration – Basic form

- Upon automatic configuration, each tree designates a root
- · Parent/child relationship forms tree topology
- Root acts as central arbitrator
- Requests are first-come-first-serve
- Simultaneous requests are granted first to the closest node to the root and second to the lower ID number
- Two additional functions are used to best allocate the use of the bus

Buses – Page 46

Buses – Page 48

- Fair arbitration
- Urgent arbitration

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

#### Fair arbitration

- Keeps one device from monopolizing the bus by allowing only one request during a set *fairness interval*
- At beginning of interval, all devices set arbitration\_enable flag
- · Each device may compete for bus access
- If bus access is granted, arbitration\_enable flag is cleared prohibiting bus access until next fairness interval

CSCI 4717 – Computer Architecture

Buses – Page 47



• They may use the bus up to 75% of the time, i.e., for each non-urgent packet, three urgent packets may be sent



- · Transmission of data in packets
- Two types of transmission supported:
  - Asynchronous
  - Isochronous

CSCI 4717 – Computer Architecture







Buses – Page 5

CSCI 4717 – Computer Architecture





CSCI 4717 – Computer Architecture

