



Why the drive toward Superscalar?

- Most operations are on scalar quantities
- Improving this facet will give us greatest reward

	Pascal	С	Average
Integer constant	16%	23%	20%
Scalar variable	58%	53%	55%
Array/ structure	26%	24%	25%



Instruction Level Parallelism – Page 5 of 4

CSCI 4717 – Computer Architecture



Disregarding the need to use a bus in parallel, what types of instructions are inherently independent?

- Scalar arithmetic and logic with results stored in independent registers
- Transfers of data where bus conflicts are not a problem

Instruction Level Parallelism – Page 6 of 43

- Order of operations can be changed
- Conditional branches

Difference between Superscalar and Super-pipelined

- Many pipeline stages need less than half a clock cycle
- Double internal clock speed gets two tasks per external clock cycle

Instruction Level Parallelism – Page 7 of 43

• Superscalar allows parallel fetch execute



















Instruction Level Parallelism – Page 16 of 43

• Possible solution -- duplicate resources (e.g., two ALUs, dual-port memories)





Design Issues

- Instruction level parallelism (measure of code)
 - Instructions in a sequence are independent
 - Execution can be overlapped

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

- Governed by data and procedural dependency
- Machine Parallelism (measure of machine)
 - Ability to take advantage of instruction level parallelism
 - Governed by number of parallel pipelines <u>AND</u> by ability to find independent instructions

Instruction Level Parallelism – Page 19 of 43

Instruction Level Parallelism – Page 21 of 43

Instruction Issue Policy

- · The protocol used to issue instructions
- Types of orderings include:

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

- Order in which instructions are fetched
- Order in which instructions are executed
- Order in which instructions change registers and memory
- More sophisticated processor → less bound by relationships of these three orderings
- To optimize pipelines, need to alter one or more of these three with respect to sequential ordering in memory

Instruction Level Parallelism – Page 20 of 43

Instruction Level Parallelism – Page 22 of 4

Instruction Level Parallelism – Page 24 of 43

Instruction Issue Policy (continued) Three categories of issue policies • In-order issue with in-order completion • In-order issue with out-of-order completion • Out-of-order issue with out-of-order

Out-of-order issue with out-of-order completion

In-Order Issue with In-Order Completion

- Issue instructions in the order they occur and write results in same order
- For base-line comparison more than an actual implementation
- Not very efficient Instructions may stall if:
 "Partnered" instruction requires more time
 "Partnered" instruction requires same resource
- Parallelism limited by bottleneck stage (e.g., if CPU can only fetch two instructions at one time, degree of execution parallelism of 3 is never realized)
- This adds to our dependencies issues → Forced order of output

In-Order Issue with In-Order Completion (continued) Execute Write Decode Cycle I1 I2 1 2 I3 I4 I1 I2 13 I1 3 I4 I4 I3 4 I1 I2 I5 I6 I4 5 6 I6 I3 I5 I4 7 I6 I5 I6 8 CSCI 4717 – Computer Architecture Instruction Level Parallelis n – Page 23 of 43

In-Order Issue with In-Order Completion (continued)

- Only capable of fetching 2 instructions at a time – Next pair must wait until BOTH of first two are out of fetch pipe
- Execution unit To guarantee in-order completion, a conflict for resources or a need for multiple cycles stalls issuing of instructions

In-Order Issue with Out-of-Order Completion

Improve performance in scalar RISC of instructions requiring multiple cycles

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

- Any number of instructions may be in execution stage at one time \rightarrow not limited by bottleneck
- Allowing for rearranged outputs creates another dependency → Output dependency
- Output dependency makes instruction issue logic more complex
- Interrupt issue since instructions are not finished in order, returning after an interrupt may return to instruction where next instruction is already done!

Instruction Level Parallelism – Page 25 of 43

Instruction Level Parallelism – Page 27 of 43



In-Order Issue with Out-of-Order Completion (continued)

- Still only capable of fetching 2 instructions at a time – Next pair must wait until BOTH of first two are out of fetch pipe
- Saved a cycle over in-order issue and in-order completion because *I3 was not held up waiting for previous instruction pair to complete*
- Instructions no longer stalled for multi-cycle instructions
- This adds to our dependencies issues → Forced order of input



Buffer is called instruction window

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

- Can continue to fetch and decode until this buffer is full
- When a functional unit becomes available, an instruction is assigned to that pipe to be executed provided:
 - it needs that particular functional unit
 - no conflicts or dependencies are currently blocking its execution
- Since instructions have been decoded, processor can look ahead in hopes of identifying independent instructions.

Instruction Level Parallelism – Page 28 of 43

Instruction Level Parallelism – Page 30 of 43



Out-of-Order Issue with Out-of-Order Completion (continued)

- · Fills fetch pipe as quickly as it can
- I5 depends on output of I4, but I6 is independent and may be executed as soon as functional unit is available. Saves one cycle over in-order issue and out-of-order completion
- Instructions no longer stalled waiting for instruction fetch pipe

Antidependency

- Allowing for rearranged entrance to execution unit → Antidependency (A.K.A. read-write dependency)
- Called Antidependency because it is the exact opposite of data dependency
- Data dependency: instruction 2 depends on data from instruction 1
- Antidependency: instruction 1 depends on data that could be destroyed by instruction 2

Instruction Level Parallelism – Page 31 of 43

Instruction Level Parallelism – Page 33 of 43

Instruction Level Parallelism – Page 35 of 4

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

Antidependency (continued)

Example:

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

CSCI 4717 – Computer Architecture

R3 = R3 + R5;	(l1)
R4 = R3 + 1;	(I2)

- R3 = R5 + 1; (I3)
- R7 = R3 + R4; (I4)
- I3 can not complete before I2 starts as I2 needs a value in R3 and I3 changes R3

Instruction Level Parallelism – Page 32 of 4

Instruction Level Parallelism – Page 34 of 43

Instruction Level Parallelism – Page 36 of 4





Register Renaming

- To fix these problems, processor may need to stall a pipeline stage
- These problems are storage conflicts multiple instructions competing for use of same register
- Solution duplicate resources

- Assigning a value to a register dynamically creates new register
- Subsequent reads to that register must go through renaming process





In the code below, identify references to initial register values by adding the subscript 'a' to the register reference. Identify new allocations to registers with the next highest subscript and identify references to these new allocations using the same subscript.

Instruction Level Parallelism – Page 37 of 43

CSCI 4717 – Computer Architecture









Instruction Level Parallelism – Page 41 of 43



Superscalar Implementation

- Simultaneously fetch multiple instructions •

 - Branch prediction
 Pre-decode of instructions for length and branching - Multiple fetch mechanism
- Logic to determine true dependencies involving register values Mechanisms to communicate these values to where they are needed (including register renaming)
- Mechanisms to initiate multiple instructions in parallel
- Resources for parallel execution of multiple instructions
- Mechanisms for committing process state in correct order

CSCI 4717 – Computer Architecture Instruction Level Parallelism – Page 43 of 43